

US009165933B2

(12) United States Patent

Rabkin et al.

(54) VERTICAL BIT LINE TFT DECODER FOR HIGH VOLTAGE OPERATION

(71) Applicant: SanDisk 3D LLC, Milpitas, CA (US)

(72) Inventors: Peter Rabkin, Cupertino, CA (US);

Masaaki Higashitani, Cupertino, CA

(US)

(73) Assignee: SanDisk 3D LLC, Milpitas, CA (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 13/788,990

(22) Filed: Mar. 7, 2013

(65) Prior Publication Data

US 2014/0252454 A1 Sep. 11, 2014

(51) **Int. Cl.**

H01L 27/105 (2006.01) **H01L 27/24** (2006.01)

(Continued)

(52) U.S. Cl.

CPC H01L 27/1052 (2013.01); G11C 13/0026 (2013.01); H01L 27/11578 (2013.01); H01L 27/249 (2013.01); H01L 27/2454 (2013.01); H01L 45/16 (2013.01); G11C 13/0002 (2013.01); G11C 13/004 (2013.01); G11C 13/0069 (2013.01); G11C 2213/71 (2013.01); H01L 27/11551 (2013.01); H01L 45/04 (2013.01); H01L 45/06 (2013.01); (Continued)

(58) Field of Classification Search

CPC G11C 2213/71; G11C 13/0026; H01L 27/249; H01L 27/1157; H01L 27/11578; H01L 29/78642; H01L 29/66666; H01L 29/0669; H01L 27/11551; H01L 29/7926; H01L 27/1052

(10) Patent No.: US 9,165,933 B2 (45) Date of Patent: Oct. 20, 2015

See application file for complete search history.

(56) References Cited

U.S. PATENT DOCUMENTS

4,370,661 A 1/1983 Berkowitz 5,313,432 A 5/1994 Liu (Continued)

FOREIGN PATENT DOCUMENTS

EP 0553774 A1 8/1993 JP S61 125174 A 6/1986

(Continued)

OTHER PUBLICATIONS

Hung et al., "A Highly Scalable Vertical Gate (VG) 3D NAND Flash with Robust Program Disturb Immunity Using a Novel PN Diode Decoding Structure," 2011 Symposium on VLSI Technology Digest of Technical Papers, Jun. 2011, pp. 68-69, 2 pages.

(Continued)


Primary Examiner — Matthew Reames
Assistant Examiner — John Bodnar

(74) Attorney, Agent, or Firm — Vierra Magen Marcus LLP

(57) ABSTRACT

A 3D memory array having a vertically oriented thin film transistor (TFT) selection device that has a channel extension, otherwise referred to as a gate/junction offset, is disclosed. The vertically oriented TFT selection device with channel extension serves as a vertical bit line selection device in the 3D memory array. A vertical TFT select device having a channel extension has a high breakdown voltage and low leakage current. The channel extension can be at the top junction or bottom junction of the TFT. Depending on whether the memory elements undergo a forward FORM or reverse FORM, either the bottom or top junction can have the channel extension. This provides for a high voltage junction where needed.

24 Claims, 28 Drawing Sheets



(51)		2005/0122055		71	
(51) Int. Cl.		2005/0133875			
H01L 27/115 (200	06.01)	2005/0158970 <i>I</i> 2006/0145144 <i>I</i>		Chau et al. Lee et al.	
G11C 13/00 (200	06.01)	2006/0197153		Huang et al.	
H01L 45/00 (200	06.01)	2006/0250837		Herner et al.	
(52) H.C.C.	,	2006/0273370			
(52) U.S. Cl.		2007/0083679	A1 4/2007	Kikuchi	
CPC H01L 45/08 (2013.01); H01L 45/1226		2007/0133268			
(2013.01); <i>H01L 45/142</i> (2013.01); <i>H01L</i>		2007/0146008		Tak et al.	
<i>45/143</i> (2013.01); <i>H01L 45/144</i> (2013.01);		2007/0278572		Ban et al.	
H01L 45/145 (2013.01); H01L 45/146		2008/0002461		Rimerson Matsuo	
	L 45/147 (2013.01); H01L	2008/0061370 Z 2008/0089127 Z		Mokhlesi	
(2015.01),11011	45/149 (2013.01)	2008/0175032		Tanaka et al	
	43/147 (2013.01)	2008/0212366		Ohsawa	
(56) References (Cited	2009/0001344	A1 1/2009	Schricker	
(50) References	Cited	2009/0141547			
U.S. PATENT DOC	CUMENTS	2009/0168503		Fackenthal	
		2009/0168523		Shirakawa	
5,315,143 A 5/1994 Tsuji	ji	2009/0273054 A 2009/0310425 A		Sim et al.	
5,442,215 A 8/1995 Chae		2009/0310423			
5,668,391 A 9/1997 Kim		2010/0027316			
5,915,167 A 6/1999 Leed		2010/0046267			
5,936,896 A 8/1999 Cho		2010/0085098		Ferguson	
6,049,106 A 4/2000 Forb 6,141,236 A 10/2000 Kens		2010/0155858			
6,222,762 B1 4/2001 Gute		2010/0259961			
6,310,793 B1 10/2001 Brox		2010/0259962			
6,388,927 B1 5/2002 Chui		2010/0271862 A 2011/0147806 A		Yoon et al. Wilson	
6,399,447 B1 6/2002 Clev		2011/014/800 1		Matsuo	
6,459,123 B1 10/2002 Ende				Sandhu et al 365/148	
6,480,417 B2 11/2002 Elml		2011/0297912		Samachisa et al.	
6,492,212 B1 12/2002 Ieon		2012/0147644		Schuelerlein	
6,538,922 B1 3/2003 Khal 6,542,431 B2 4/2003 Naka		2012/0147648		Scheuerlein	
6,569,715 B1 5/2003 Forb		2012/0147649		Samachisa	
6,610,576 B2 8/2003 Now		2012/0147650		Samachisa	
6,617,180 B1 9/2003 Wan		2012/0175581		Hwang	
6,678,192 B2 1/2004 Gon		2012/0182807 L 2012/0211722 L		Kellam et al.	
6,750,487 B2 6/2004 Fried		2012/0211722		Jeong et al.	
6,841,834 B2 1/2005 Now		2013/0126821		Sekar et al.	
6,879,505 B2 4/2005 Sche		2013/0234101	A1* 9/2013	Sasago et al 257/4	
6,930,324 B2 8/2005 Kow 7,019,342 B2 3/2006 Hack		2014/0048761		Nojiri et al 257/2	
7,015,542 B2 3/2000 Hack 7,098,478 B2 8/2006 Taka		2014/0097486		Ramaswamy et al.	
7,101,741 B2 9/2006 Fried		2014/0160850	A1 6/2014	Liu	
7,130,239 B2 10/2006 Lakh		FOI	NEIGNI DATE	AVE DOCLIN CENTER	
7,132,685 B2 11/2006 Cher		FOR	KEIGN PATE.	NT DOCUMENTS	
7,184,302 B2 2/2007 Yang		ID IIO	2 206172 4	8/1000	
7,233,024 B2 6/2007 Sche	Cucifelli		2 206173 A 05160408 A	8/1990 6/1993	
7,237,074 B2 6/2007 Gute 7,249,225 B1 7/2007 Seid	CIIIRLII		2 009289 A	1/2002	
7,249,225 B1 7/2007 Seid 7,256,458 B2 8/2007 Now	11		0/117912 A1	10/2010	
7,324,393 B2 1/2008 Char	vax -	****	12082775 A1	6/2012	
7,468,906 B2 12/2008 Kuo		WO WO 201	2/082770 A1	6/2012	
7,486,587 B2 2/2009 Sche	euerlein		OTHER BILL	DI ICATIONS	
7,489,002 B2 2/2009 Forb			OTHER PU	BLICATIONS	
7,558,141 B2 7/2009 Kats		Kalkofon et al. "	A cimple two-c	tep phosphorus doping process for	
7,588,971 B2 9/2009 Wan	.g •		-		
7,613,868 B2 11/2009 Yang 7,634,744 B2 12/2009 Sum				controlled adsorption and diffusion	
7,645,650 B2 1/2010 Brya	ont .	~		als Science and Engineering, Sym-	
7,768,013 B2 8/2010 Kim	n et al.	• *	004, pp. 362-3	66, vols. 114-115, Elsevier B.V., 5	
7,830,713 B2 11/2010 Lee		oages.			
7,869,258 B2 1/2011 Sche				osphorus dopant activation in ger-	
7,952,163 B2 5/2011 Back	k n			vith and without preamorphization	
7,983,065 B2 7/2011 Sams				Conference on Advanced Thermal	
8,003,457 B2 8/2011 Cher 8,027,209 B2 9/2011 Yan		-	niconductors, I	RTP 2009, Sep. 29-Oct. 2, 2009, 5	
8,199,576 B2 6/2012 Faso	1' / 1	pages.	. 1 600		
8,331,152 B2 12/2012 Your	1 · · · · · · · · · · · · · · ·			ental and analytical study of satura-	
8,637,920 B2 1/2014 Shim	m ot al			ed phosphorus emitters for silicon	
2003/0003611 A1 1/2003 Weir	ner S			ials & Solar Cells, Aug. 2011, pp.	
	2003/0141303 A1 //2003 Isobe et al.		2536-2539, vol. 95, Issue 8. Elsevier B.V., 4 pages. PCT Declaration of Non-Establishment of International Search		
2003/0200481 A1 11/2003 11su				CT Application No. PCT/US2011/	
2004/0151024 A1 8/2004 Frich		064493.	ı. 1 <i>5</i> , 2012, PC	1 Application 1vo. 1 C1/O52011/	
2004/0159868 A1 8/2004 Rine 2004/0178446 A1 9/2004 Sund			nion of the Inter	national Searching Authority dated	
2005/0022264 A1 1/2005 Fang					
2005/0022264 A1 1/2005 Fanger Mar. 13, 2012, PCT Application No. PCT/US2011/064493.					

(56) References Cited

OTHER PUBLICATIONS

PCT International Search Report dated Mar. 9, 2012, PCT Application No. PCT/US2011/064695.

PCT Written Opinion of the International Searching Authority dated Mar. 9, 2012, PCT Application No. PCT/US2011/064695.

PCT International Search Report dated Mar. 9, 2012, PCT Application No. PCT/US2011/064700.

PCT Written Opinion of the International Searching Authority dated Mar. 9, 2012, PCT Application No. PCT/US2011/064700.

U.S. Appl. No. 13/733,046, filed Jan. 2, 2013.

Office Action Restriction dated May 30, 2013, U.S. Appl. No. 13/323,680, filed Dec. 12, 2011, 5 pages.

Response to Office Action Restriction dated Jun. 6, 2013, U.S. Appl. No. 13/323,680, filed Dec. 12, 2011, 6 pages.

Notice of Allowance and Fee(s) Due dated Sep. 5, 2013, U.S. Appl. No. 13/323,680, filed Dec. 12, 2011, 10 pages.

U.S. Appl. No. 14/020,647, filed Sep. 6, 2013.

U.S. Appl. No. 14/089,715, filed Nov. 25, 2013.

U.S. Appl. No. 14/089,718, filed Nov. 25, 2013.

Notice of Allowance and Fee(s) Due dated Jul. 9, 2013, U.S. Appl. No. 13/323,680, filed Dec. 12, 2011, 20 pages.

Restriction Requirement for U.S. Appl. No. 13/733,046, filed Jan. 2, 2013, mailed Apr. 21, 2014.

Response to Restriction Requirement mailed Apr. 21, 2014 for U.S. Appl. No. 13/733,046, filed Jan. 2, 2013, filed Jun. 20, 2014.

Restriction Requirement for U.S. Appl. No. 14/020,647, filed Sep. 6, 2103, mailed Jul. 17, 2014.

Notice of Allowance for U.S. Appl. No. 14/089,715, filed Nov. 25, 2013, mailed Jul. 18, 2014.

Notice of Allowance for U.S. Appl. No. 14/089,718, filed Nov. 25, 2013, mailed Jul. 7, 2014.

Response to Office Action dated Feb. 6, 2015, U.S. Appl. No. 13/733,046, filed Jan. 2, 2013.

Response to Office Action dated Feb. 6, 2014, U.S. Appl. No. 14/020,647, filed Sep. 6, 2013.

Response to Office Action dated Feb. 6, 2015, European Patent Application No. 11804618.4.

Notice of Allowance dated Apr. 7, 2015, U.S. Appl. No. 14/020,647, filed Sep. 6, 2013.

European Office Action dated Apr. 17, 2015, European Patent Application No. 11804618.4.

Supplemental Amendment dated Apr. 27, 2015, U.S. Appl. No. 13/733,046, filed Jan. 2, 2013.

Notice of Allowance dated May 8, 2015, U.S. Appl. No. 13/733,046, filed Jan. 2, 2013.

Office Action mailed Aug. 18, 2014 for U.S. Appl. No. 13/733,046. Notice of Allowance mailed Sep. 10, 2014 for U.S. Appl. No. 14/089,715.

Response to Restriction Requirement mailed Jul. 17, 2014 for U.S. Appl. No. 14/020,647, filed Sep. 10, 2014.

Notice of Allowance mailed Sep. 16, 2014 for U.S. Appl. No. 14/089,718.

Fobelets et al., "A Novel 3D embedded gate field effect transistor-Screen-grid FET—Device concept and modelling," Solid State Electronics, Elsevier Science Publishers, Barking GB, vol. 51, No. 5, May 1, 2007, pp. 749-756.

Wu, et al., "Stacked 3-D Fin-CMOS Technology," IEEE Electron Device Letters, IEEE Service Center, New York, NY, US, vol. 26, No. 6, Jun. 1, 2005, pp. 416-418.

International Preliminary Report on Patentability dated Oct. 14, 2014, International Application No. PCT/US2013/036217.

Response to Office Action dated Nov. 3, 2014, U.S. Appl. No. 13/733,046, filed Jan. 2, 2013.

Final Office Action dated Dec. 3, 2014, U.S. Appl. No. 13/733,046, filed Jan. 2, 2013.


Non-final Office Action dated Nov. 28, 2014, U.S. Appl. No. 14/020,647, filed Sep. 6, 2013.

Objections to International Preliminary Report on Patentability dated Nov. 28, 2014, European Patent Application No. 13717152.6.

International Search Report & The Written Opinion of the International Searching Authority dated Sep. 29, 2014, International Application No. PCT/US2014/018125.

English Abstract of Japanese Publication No. JPH05160408 published Jun. 26, 1993.

^{*} cited by examiner







Figure 2








Figure 4


Figure 5

Reading WL_{11} M_{133} $M_{113} \\$ $M_{123} \\$ LBL₁₂ LBL₂₂ LBL₃₂ $M_{124} \\$ I_{R2}₽ I_{R3}‡($M_{134} \\$ <u>Page</u> M_{114} v=V_R +/- V_{SENSE} WL_{12} $M_{125} \\$ M_{115} M_{135} I_{P5} I_{P6} I_{P7} LBL_{13} LBL_{23} LBL_{33} $M_{126} \\$ M_{136} $M_{116} \\$ v=V_R • WL_{13} $\oint_{V} GBL_1 \\ V = V_R$ $\begin{array}{c} A & GBL_2 \\ V = V_R \end{array}$ GBL_3 $v = V_R$



Oct. 20, 2015











Figure 9











Figure 11A






Figure 11C








Fig. 11E

















Figure 15

















Figure 16H








Current (A/um)



Current (A/um)



VERTICAL BIT LINE TFT DECODER FOR HIGH VOLTAGE OPERATION

BACKGROUND

The present disclosure relates to technology for non-volatile storage.

One example of non-volatile memory uses variable resistance memory elements that may be set to either low or high resistance states. Upon application of sufficient voltage, current, or other stimulus, the variable resistance memory element switches to a stable low-resistance state, which is sometimes referred to as SETTING the device. This resistivity-switching is reversible such that subsequent application of an appropriate voltage, current, or other stimulus can serve to return the reversible resistivity-switching material to a stable high-resistance state, which is sometimes referred to as RESETTING the device. This conversion can be repeated many times.

The variable resistance memory elements may be in a high 20 resistance state when first manufactured. This may be referred to as the "virgin state." In the virgin state, the resistance could be even higher than for the RESET state. The term "FORMING" is sometimes used to describe putting the variable resistance memory elements into a lower resistance state 25 for the first time. For some memory elements, the FORMING operation requires a higher voltage than the SET and/or RESET operations.

3D memory arrays having variable resistance memory elements have been proposed. In one possible architecture, word lines extend horizontally and bit lines extend vertically. There a multiple levels of the word lines, hence multiple levels of memory elements. Each memory element is located between one of the vertical bit lines and one of the horizontal word lines. During operation, some of the memory cells are 35 selected for the SET, RESET, or FORM operation, while others are unselected.

BRIEF DESCRIPTION OF THE DRAWINGS

- FIG. 1 is an equivalent circuit of a portion of an example three-dimensional array of variable resistance memory elements, wherein the array has vertical bit lines.
- FIG. **2** is a schematic block diagram of a re-programmable non-volatile memory system which utilizes the memory array 45 of FIG. **1**, and which indicates connection of the memory system with a host system.
- FIG. 3 provides plan views of the two planes and substrate of the three-dimensional array of FIG. 1, with some structure added.
- FIG. 4 is an expanded view of a portion of one of the planes of FIG. 3, annotated to show effects of programming data therein.
- FIG. 5 is an expanded view of a portion of one of the planes of FIG. 3, annotated to show effects of reading data there- 55 from
- FIG. 6 is an isometric view of a portion of the threedimensional array shown in FIG. 1 according to a first specific example of an implementation thereof.
- FIG. 7 is an equivalent circuit of a portion of an example 60 three-dimensional array of variable resistance memory elements, wherein the array has vertical bit lines and a pillar select layer, both of which are above (and not in) the substrate.
- FIG. 8A is a schematic that depicts a vertical bit line, a vertically oriented select device and a global bit line.
- FIG. **8**B is a plan view that depicts a vertical bit line, a vertically oriented select device and a global bit line.

2

- FIG. 9 is a schematic of a portion of the memory system, depicting vertical bit lines above the substrate, vertically oriented select devices above the substrate and row select line drivers in the substrate.
- FIG. 10 is a schematic diagram to illustrate some of the concerns pertaining to a selection device.
- FIGS. 11A-11E depict various embodiments of vertical TFT selection devices.
- FIG. 12A is a cross-sectional view of a memory structure using one embodiment of a vertically oriented TFT select device and the memory structure of FIG. 6.
- FIG. 12B is a cross-sectional view of another embodiment of a memory structure using the vertically oriented TFT select device of FIG. 11B and the memory structure of FIG. 6.
- FIG. 12C is a cross-sectional view of another embodiment of a memory structure using the vertically oriented TFT select device of FIG. 11A and the memory structure of FIG. 6.
- FIG. 13 is a schematic of a portion of the memory system, depicting vertical bit lines and vertically oriented select devices above the substrate.
- FIG. 14 is a schematic of a portion of the memory system, depicting vertical bit lines, vertically oriented select devices above the substrate and row select line drivers in the substrate.
- FIG. 15 is a flow chart describing one embodiment of a process for fabricating the structure of FIG. 12B.
- FIGS. 16A-16H depict the structure of FIG. 12B during the process of FIG. 15.
- FIG. 17A is a diagram showing current versus voltage for two different vertical TFTs to illustrate GIDL prevention.
- FIG. 17B is a diagram showing current versus voltage for three different vertical TFTs to illustrate HV operation.
- FIG. **18** is a flow chart describing one embodiment of a process for operating a 3D memory array having a vertical TFT selection device.

DETAILED DESCRIPTION

The technology described herein is directed to a 3D memory array having a vertically oriented thin film transistor (TFT) selection device that has a channel extension, otherwise referred to as a gate/junction offset. The vertically oriented TFT with channel extension serves as a vertical bit line selection device, in one embodiment. The term "decoder" could be used instead of selection device. A vertical TFT decoder having a channel extension has a high breakdown voltage. The channel extension can be at the top junction or bottom junction of the vertical TFT decoder.

Memory elements in a 3D memory array may be controlled by applying the proper voltages to their vertical bit lines and word lines. By applying either a select voltage or an unselect voltage to the vertical bit lines, while applying either a select voltage or an unselect voltage to the horizontal word lines, memory cells are selected/unselected for the operation (e.g., SET, RESET, and FORM). The vertically oriented TFT decoder provides the proper voltage to the vertical bit line.

It is important that unselected memory elements remain unselected. Selection of the vertically oriented bit lines themselves is achieved by a vertical TFT, in one embodiment. Typically, some of the vertical TFTs are turned on to select memory elements, while other vertical TFTs are kept off to keep other memory elements unselected. In this manner the vertical TFTs provide suitable voltages to the vertically oriented bit lines. Word lines are driven with suitable voltages, as well

One potential problem with the transistor that selects the vertically oriented bit lines is that the transistor may not have a sufficiently high breakdown voltage. If a transistor selection

device that is supposed to be off breaks down, then the transistor could apply an unintended voltage to the vertically oriented bit line. Thus, having a high breakdown voltage is an important characteristic. This can be especially important when performing a FORMING operation, although a high 5 breakdown voltage may also benefit SET and RESET operations

Even if the transistor that is supposed to be off is not in a breakdown regime, but has high leakage current, it can pass an unintended voltage to the vertically oriented bit line. The 10 higher the leakage the faster the unintended voltage can pass to the bit line (the faster the vertical bit line can be charged up).

The transistor leakage can have several components, such as source-drain leakage and leakage related to carrier generation due to high electric field, such as band-to-band generation, trap-assisted generation, etc. All components of the leakage will represent transistor current in the off state—Ioff. For instance, when the gate to drain potential difference is high enough, band-to-band generation may occur, resulting in 20 increased leakage. This is sometimes is referred to as GIDL—gate induced drain leakage.

High gate to drain potential difference also results in high electric field component in the direction perpendicular to the gate dielectric (perpendicular to the direction of channel) 25 contributing to overall electric field increase. The total electric field at the gate/drain edge is then determined by the lateral, or along the channel, field component (dependent on source to drain bias) and the perpendicular to the channel component of the field. When total field is high enough (i.e., 30 voltages high enough), this can trigger impact ionization-generation and breakdown.

If the applied voltage (e.g., drain to source potential difference) is approaching breakdown voltage, the leakage rapidly increases. Therefore if transistor breakdown voltage is 35 increased, the leakage is lower for the same applied voltage (s). Therefore it is important to be able to increase the voltage at which breakdown occurs.

Also it is important to reduce GIDL, which is dependent on gate to drain potential difference.

Sometimes, Ioff current can be reduced by making a transistor bigger, e.g., increasing transistor channel length. However, this may result in lower drive current (Ion). For vertical bit line applications it is important for TFT to deliver high enough Ion because the ReRAM memory cell often requires 45 high enough current to switch from SET to RESET or/and vice versa. High Ion may also be required for FORMING operation.

Another problem of bigger channel length is the transistor may become bigger. By bigger in the context of a vertically 50 oriented selected device, this means that the TFT is higher. In other words, the aspect ratio (height over body thickness ratio) will increase, which could make it more difficult to fabricate the TFT.

Therefore it is important to be able to optimize transistor 55 parameters for the best combination or trade-offs for Ion, Ioff/leakage and breakdown voltage in order to allow efficient operation of the selector device. Also, the smaller the channel length (in this context the vertical size of the transistor), the better it is from process point of view (lower aspect ratio).

In one embodiment, the vertical TFT having a channel extension is used as a bit line selection device in a three-dimensional array of memory elements wherein bit lines of the array are oriented vertically. That is, instead of merely stacking a plurality of two-dimensional arrays on a common 65 semiconductor substrate, where each two-dimensional array has its own bit lines, multiple two-dimensional arrays are

4

stacked on top of each other in separate planes but then share common bit lines that extend up through the planes.

The memory elements used in the three-dimensional array are variable resistive memory elements, in one embodiment. That is, the resistance (and thus inversely the conductance) of the individual memory elements is typically changed as a result of a voltage placed across the orthogonally intersecting conductors to which the memory element is connected. Depending on the type of variable resistive element, the state may change in response to a voltage across it, a level of current though it, an amount of electric field across it, a level of heat applied to it, and the like. With some variable resistive element material, it is the amount of time that the voltage, current, electric field, heat and/or the like is applied to the element that determines when its conductive state changes and the direction in which the change takes place. In between such state changing operations, the resistance of the memory element remains unchanged, so is non-volatile. The threedimensional array architecture summarized above may be implemented with a memory element material selected from a wide variety of such materials having different properties and operating characteristics.

The resistance of the memory element, and thus its detectable storage state, can be repetitively set from an initial level to another level and then re-set back to the initial level. For some materials, the amount or duration of the voltage, current, electric field, heat and the like applied to change its state in one direction is different (asymmetrical) with that applied to change in another direction. With two detectable states, each memory element stores one-bit of data. With the use of some materials, more than one bit of data may be stored in each memory element by designating more than two stable levels of resistance as detectable states of the memory element. The three-dimensional array architecture herein is quite versatile in the way it may be operated.

This three-dimensional architecture also allows limiting the extent and number of unaddressed (non-selected) resistive memory elements across which an undesired level of voltage is applied during reading and programming operations conducted on other addressed (selected) memory elements. The risk of disturbing the states of unaddressed memory elements and the levels of leakage current passing through unaddressed elements may be significantly reduced from those experienced in other arrays using the same memory element material. Leakage currents are undesirable because they can alter the apparent currents being read from addressed memory elements, thereby making it difficult to accurately read the states of addressed (selected) memory elements. Leakage currents are also undesirable because they add to the overall power draw by an array and therefore undesirably causes the power supply to have to be made larger than is desirable. Because of the relatively small extent of unaddressed memory elements that have voltages applied during programming and reading of addressed memory elements, the array with the three-dimensional architecture herein may be made to include a much larger number of addressed memory elements without introducing errors in reading and exceeding reasonable power supply capabilities. A vertical TFT, in accordance with one embodiment, that selects vertical bit lines has a low leakage current.

In addition, the three-dimensional architecture herein allows variable resistance memory elements to be connected at orthogonal crossings of bit and word line conductors without the need for diodes or other non-linear elements being connected in series with the variable resistive elements. In some 3D arrays of variable resistance memory elements, a diode is connected in series with each memory element in

order to reduce the leakage current though the element when it is unselected but nevertheless has a voltage difference placed across it, such as can occur when the unselected memory element is connected to a bit or word line carrying voltages to selected memory elements connected to those same lines. The absence of the need for diodes significantly reduces the complexity of the array and thus the number of processing steps required to manufacture it. The term connected refers to direct and indirect connections.

Indeed, the manufacture of the three-dimensional array of memory elements herein is much simpler than other three-dimensional arrays using the same type of memory elements. In particular, a fewer number of masks is required to form the elements of each plane of the array. The total number of processing steps needed to form integrated circuits with the three-dimensional array are thus reduced, as is the cost of the resulting integrated circuit.

Referring initially to FIG. 1, an architecture of one embodiment of a three-dimensional memory 10 is schematically and 20 generally illustrated in the form of an equivalent circuit of a portion of such a memory. A standard three-dimensional rectangular coordinate system 11 is used for reference, the directions of each of vectors x, y and z being orthogonal with the other two. In another embodiment direction x and x are substantially 60 degrees from each other.

A circuit for selectively connecting internal memory elements with external data circuits is preferably formed using select devices Q_{xy} , where x gives a relative position of the device in the x-direction and y its relative position in the y-direction. The individual select devices Q_{xy} are vertical TFTs having a channel extension, in accordance with embodiments. Global bit lines (GBL_x) are elongated in the y-direction and have relative positions in the x-direction that are indicated by the subscript. The global bit lines (GBL_x) are 35 individually connectable with the source or drain of the vertical TFT select devices Q_{xy} having the same position in the x-direction, although during reading and also typically programming only one select device connected with a specific global bit line is turned on at time. The other of the source or 40 drain of the individual select devices Q_{xv} is connected with one of the local bit lines (LBL_{xy}). The local bit lines are elongated vertically, in the z-direction, and form a regular two-dimensional array in the x (row) and y (column) direc-

In order to connect one set (in this example, designated as one row) of local bit lines with corresponding global bit lines, row select lines SG, are elongated in the x-direction and connect with control terminals (gates) of a single row of vertical TFT select devices Q_{xy} having a common position in 50 the y-direction. The vertical TFT select devices Q_{xy} therefore connect one row of local bit lines (LBL_{xy}) across the x-direction (having the same position in the y-direction) at a time to corresponding ones of the global bit-lines (GBL_x), depending upon which of the row select lines SG_v receives a voltage that 55 turns on the vertical TFT select devices to which it is connected. The remaining row select lines receive voltages that keep their connected vertical TFT select devices Q_{xy} off. It may be noted that since only one vertical TFT select device (Q_{xy}) is used with each of the local bit lines (LBL_{xy}), the pitch 60 of the array across the semiconductor substrate in both x and y-directions may be made very small, and thus the density of the memory storage elements large.

The vertical TFT select devices Q_{xy} have channel extensions (otherwise referred to as gate/junction offsets). The 65 channel extension improves performance characteristic, such as breakdown voltage and Gate Induced Drain Leakage

6

(GIDL). This helps to keep the vertical TFT select device off, when it should be off. It also helps keep leakage current low.

Memory elements M_{zxy} are formed in a plurality of planes positioned at different distances in the z-direction above a substrate (which may be below the pillar select layer). Two planes 1 and 2 are illustrated in FIG. 1 but there will typically be more, such as 4, 6, 8, 16, 32, or even more. In each plane at distance z, word lines WL_{zy} are elongated in the x-direction and spaced apart in the y-direction between the local bit-lines (LBL_{xv}). The word lines WL_{zv} of each plane individually cross adjacent two of the local bit-lines LBL_{xv} on either side of the word lines. The individual memory storage elements M_{zxy} are connected between one local bit line LBL_{xy} and one word line WL_{zv} adjacent these individual crossings. An individual memory element M_{zxy} is therefore addressable by placing proper voltages on the local bit line LBL_{xy} and word line WL_{zv} between which the memory element is connected. The voltages are chosen to provide the electrical stimulus necessary to cause the state of the memory element to change from an existing state to the desired new state. After the device is first fabricated, voltages may be selected to provide the electrical stimulus necessary to "form" the memory element, which refers to lowering its resistance from a virgin state. The levels, duration and other characteristics of these voltages depend upon the material that is used for the memory ele-

Each "plane" of the three-dimensional memory structure is typically formed of at least two layers, one in which the conductive word lines WL_{zy} are positioned and another of a dielectric material that electrically isolates the planes from each other. Additional layers may also be present in each plane, depending for example on the structure of the memory elements M_{zxy} . The planes are stacked on top of each other above a semiconductor substrate with the local bit lines LBL $_{xy}$ being connected with storage elements M_{zxy} of each plane through which the local bit lines extend.

The memory arrays described herein, including memory 10, may be monolithic three dimensional memory arrays. A monolithic three dimensional memory array is one in which multiple memory levels are formed above (and not in) a single substrate, such as a wafer, with no intervening substrates. The layers forming one memory level are deposited or grown directly over the layers of an existing level or levels. In contrast, stacked memories have been constructed by forming memory levels on separate substrates and adhering the memory levels atop each other, as in Leedy, U.S. Pat. No. 5,915,167, "Three Dimensional Structure Memory." The substrates may be thinned or removed from the memory levels before bonding, but as the memory levels are initially formed over separate substrates, such memories are not true monolithic three dimensional memory arrays.

FIG. 2 is a block diagram of an illustrative memory system that can use the three-dimensional memory 10 of FIG. 1. Data input-output circuits 21 are connected to provide (during programming) and receive (during reading) analog electrical quantities in parallel over the global bit-lines GBL, of FIG. 1 that are representative of data stored in addressed memory elements M_{zxv}. Data input-output circuits 21 typically contain sense amplifiers for converting these electrical quantities into digital data values during reading, which digital values are then conveyed over lines 23 to a memory system controller 25. Conversely, data to be programmed into the array 10 are sent by the controller 25 to the input-output circuits 21, which then programs that data into addressed memory element by placing proper voltages on the global bit lines GBL_x. For binary operation, one voltage level is typically placed on a global bit line to represent a binary "1" and another voltage

level to represent a binary "0". The memory elements are addressed for reading or programming by voltages placed on the word lines WL_{zy} and row select lines SG_y by respective word line select circuits 27 and local bit line circuits 29. In the specific three-dimensional array of FIG. 1, the memory elements lying between a selected word line and any of the local bit lines LBL_{xy} connected at one instance through the select devices Q_{xy} to the global bit lines GBL_x may be addressed for programming or reading by appropriate voltages being applied through the select circuits 27 and 29.

Controller 25 typically receives data from and sends data to a host system 31. Controller 25 usually contains an amount of random-access-memory (RAM) 34 for temporarily storing such data and operating information. Commands, status signals and addresses of data being read or programmed are also exchanged between the controller 25 and host 31. The memory system operates with a wide variety of host systems. They include personal computers (PCs), laptop and other portable computers, cellular telephones, personal digital assistants (PDAs), digital still cameras, digital movie cameras 20 and portable audio players. The host typically includes a built-in receptacle 33 for one or more types of memory cards or flash drives that accepts a mating memory system plug 35 of the memory system but some hosts require the use of adapters into which a memory card is plugged, and others 25 require the use of cables therebetween. Alternatively, the memory system may be built into the host system as an integral part thereof.

Controller 25 conveys to decoder/driver circuits 37 commands received from the host 31. Similarly, status signals 30 generated by the memory system are communicated to the controller 25 from decoder/driver circuits 37. The circuits 37 can be simple logic circuits in the case where the controller controls nearly all of the memory operations, or can include a state machine to control at least some of the repetitive 35 memory operations necessary to carry out given commands. Control signals resulting from decoding commands are applied from the circuits 37 to the word line select circuits 27, local bit line select circuits 29 and data input-output circuits 21. Also connected to the circuits 27 and 29 are address lines 40 39 from the controller that carry physical addresses of memory elements to be accessed within the array 10 in order to carry out a command from the host. The physical addresses correspond to logical addresses received from the host system 31, the conversion being made by the controller 25 and/or the 45 decoder/driver 37. As a result, the local bit line select circuits 29 partially address the designated storage elements within the array 10 by placing proper voltages on the control elements of the select devices Q_{xy} to connect selected local bit lines (LBL_{xv}) with the global bit lines (GBL_x). The addressing 50 is completed by the circuits 27 applying proper voltages to the word lines WL_{zy} of the array.

Although each of the memory elements M_{2xy} in the array of FIG. 1 may be individually addressed for changing its state according to incoming data or for reading its existing storage 55 state, it may be preferable to program and read the array in units of multiple memory elements in parallel. In the three-dimensional array of FIG. 1, one row of memory elements on one plane may be programmed and read in parallel. The number of memory elements operated in parallel depends on 60 the number of memory elements connected to the selected word line. In some arrays, the word lines may be segmented (not shown in FIG. 1) so that only a portion of the total number of memory elements connected along their length may be addressed for parallel operation, namely the memory elements connected to a selected one of the segments. In some arrays the number of memory elements programmed in one

8

operation may be less than the total number of memory elements connected to the selected word line to minimize IR drops, to minimize power, or for other reasons.

Previously programmed memory elements whose data have become obsolete may be addressed and re-programmed from the states in which they were previously programmed. The states of the memory elements being re-programmed in parallel will therefore most often have different starting states among them. This is acceptable for many memory element materials but it is may be preferred to re-set a group of memory elements to a common state before they are reprogrammed. For this purpose, the memory elements may be grouped into blocks, where the memory elements of each block are simultaneously reset to a common state, preferably one of the programmed states, in preparation for subsequently programming them. If the memory element material being used is characterized by changing from a first to a second state in significantly less time than it takes to be changed from the second state back to the first state, then the reset operation is preferably chosen to cause the transition taking the longer time to be made. The programming is then done faster than resetting. The longer reset time is usually not a problem since resetting blocks of memory elements containing nothing but obsolete data is typically accomplished in a high percentage of the cases in the background, therefore not adversely impacting the programming performance of the memory sys-

With the use of block re-setting of memory elements, a three-dimensional array of variable resistive memory elements may be operated in a manner similar to flash memory arrays. Resetting a block of memory elements to a common state corresponds to erasing a block of flash memory elements to an erased state. The individual blocks of memory elements herein may be further divided into a plurality of pages of storage elements, wherein the memory elements of a page are programmed and read together. This is like the use of pages in flash memories. The memory elements of an individual page are programmed and read together. Of course, when programming, those memory elements that are to store data that are represented by the reset state are not changed from the reset state. Those of the memory elements of a page that need to be changed to another state in order to represent the data being stored in them have their states changed by the programming

An example of use of such blocks and pages is illustrated in FIG. 3, which provides plan schematic views of planes 1 and 2 of the array of FIG. 1. The different word lines WL_{zu} that extend across each of the planes and the local bit lines LBL_{xy} that extend through the planes are shown in two-dimensions. Individual blocks are made up of memory elements connected to both sides of one word line, or one segment of a word line if the word lines are segmented, in a single one of the planes. There are therefore a very large number of such blocks in each plane of the array. In the block illustrated in FIG. 3, each of the memory elements M_{114} , M_{124} , M_{134} , $\mathrm{M}_{115},\mathrm{M}_{125}$ and M_{135} connected to both sides of one word line WL_{12} form the block. Of course, there will be many more memory elements connected along the length of a word line but only a few of them are illustrated, for simplicity. The memory elements of each block are connected between the single word line and different ones of the local bit lines, namely, for the block illustrated in FIG. 3, between the word line WL_{12} and respective local bit lines LBL_{12} , LBL_{22} , LBL₃₂, LBL₁₃, LBL₂₃ and LBL₃₃.

A page is also illustrated in FIG. 3. In the specific embodiment being described, there are two pages per block. One page is formed by the memory elements along one side of the

word line of the block and the other page by the memory elements along the opposite side of the word line. The example page marked in FIG. 3 is formed by memory elements M_{114} , M_{124} and M_{134} . Of course, a page will typically have a very large number of memory elements in order to be able to program and read a large amount of data at one time. Only a few of the storage elements of the page of FIG. 3 are included, for simplicity in explanation.

Example resetting, programming (e.g., setting) and reading operations of the memory array of FIGS. 1 and 3, when operated as array 10 in the memory system of FIG. 2, will now be described. For these examples, each of the memory elements M_{zxv} is taken to include a non-volatile memory material that can be switched between two stable states of different resistance levels by impressing voltages (or currents) of different polarity across the memory element, or voltages of the same polarity but different magnitudes and/or duration. For example, one class of material may be placed into a high resistance state by passing current in one direction through 20 the element, and into a low resistance state by passing current in the other direction through the element. Or, in the case of switching using the same voltage polarity, one element may need a higher voltage and a shorter time to switch to a high resistance state and a lower voltage and a longer time to 25 switch to a lower resistance state. These are the two memory states of the individual memory elements that indicate storage of one bit of data, which is either a "0" or a "1," depending upon the memory element state.

To reset (e.g., erase) a block of memory elements, the 30 memory elements in that block are placed into their high resistance state. This state will be designated as the logical data state "1," following the convention used in current flash memory arrays but it could alternatively be designated to be a "0." As shown by the example in FIG. 3, a block includes all 35 the memory elements that are electrically connected to one word line WL or segment thereof. A block is the smallest unit of memory elements in the array that are reset together. It can include thousands of memory elements. If a row of memory elements on one side of a word line includes 1000 of them, for 40 example, a block will have 2000 memory elements from the two rows on either side of the word line.

The following steps may be taken to reset all the memory elements of a block, using the block illustrated in FIG. 3 as an example:

- 1. Set all of the global bit lines (GBL₁, GBL₂ and GBL₃ in the array of FIGS. 1 and 3) to zero volts, by the circuits 21 of FIG. 2
- 2. Set at least the two row select lines on either side of the one word line of the block to H' volts, so that the local bit 50 lines on each side of the word line in the y-direction are connected to their respective global bit lines through their select devices and therefore brought to zero volts. The voltage H' is made high enough to turn on the vertical TFT select devices Q_{xy} , for example, something 55 in a range of 1-6 volts, typically 3 volts. The block shown in FIG. 3 includes the word line WL_{12} , so the row select lines SG₂ and SG₃ (FIG. 1) on either side of that word line are set to H' volts, by the circuits 29 of FIG. 2, in order to turn on the vertical TFT select devices Q_{12} , Q_{22} , 60 $Q_{32},\,Q_{13},\,Q_{23}$ and $Q_{33}.$ This causes each of the local bit lines LBL_{12} , LBL_{22} , LBL_{32} , LBL_{13} , LBL_{23} and LBL_{33} in two adjacent rows extending in the x-direction to be connected to respective ones of the global bit lines GBL1, GBL2 and GBL3. Two of the local bit lines adjacent to each other in the y-direction are connected to a single global bit line. Those local bit lines are then set

10

to the zero volts of the global bit lines. The remaining local bit lines preferably remain unconnected and with their voltages floating.

3. Set the word line of the block being reset to H volts. This reset voltage value is dependent on the switching material in the memory element and can be between a fraction of a volt to a few volts. All other word lines of the array, including the other word lines of selected plane 1 and all the word lines on the other unselected planes, are set to zero volts. In the array of FIGS. 1 and 3, word line WL₁₂ is placed at H volts, while all other word lines in the array are placed at zero volts, all by the circuits 27 of FIG. 2.

The result is that H volts are placed across each of the memory elements of the block. In the example block of FIG. 3, this includes the memory elements M_{114} , M_{124} , M_{134} , M_{115} , M_{125} and M_{135} . For the type of memory material being used as an example, the resulting currents through these memory elements places any of them not already in a high resistance state, into that re-set state.

It may be noted that no stray currents will flow because only one word line has a non-zero voltage. The voltage on the one word line of the block can cause current to flow to ground only through the memory elements of the block. There is also nothing that can drive any of the unselected and electrically floating local bit lines to H volts, so no voltage difference will exist across any other memory elements of the array outside of the block. Therefore no voltages are applied across unselected memory elements in other blocks that can cause them to be inadvertently disturbed or reset.

It may also be noted that multiple blocks may be concurrently reset by setting any combination of word lines and the adjacent select gates to H or H' respectively. In this case, the only penalty for doing so is an increase in the amount of current that is required to simultaneously reset an increased number of memory elements. This affects the size of the power supply that is required. In some embodiments, less than all memory elements of a block will be simultaneously reset.

The memory elements of a page are preferably programmed concurrently, in order to increase the parallelism of the memory system operation. An expanded version of the page indicated in FIG. 3 is provided in FIG. 4, with annotations added to illustrate a programming operation. The individual memory elements of the page are initially in their reset state because all the memory elements of its block have previously been reset. The reset state is taken herein to represent a logical data "1." For any of these memory elements to store a logical data "0" in accordance with incoming data being programmed into the page, those memory elements are switched into their low resistance state, their set state, while the remaining memory elements of the page remain in the reset state.

For programming a page, only one row of select devices is turned on, resulting in only one row of local bit lines being connected to the global bit lines. This connection alternatively allows the memory elements of both pages of the block to be programmed in two sequential programming cycles, which then makes the number of memory elements in the reset and programming units equal.

Referring to FIGS. 3 and 4, an example programming operation within the indicated one page of memory elements M_{114} , M_{124} and M_{134} is described, as follows:

The voltages placed on the global bit lines are in accordance with the pattern of data received by the memory system for programming. In the example of FIG. 4, GBL₁ carries logical data bit "1", GBL₂ the logical bit "0" and GBL₃ the logical bit "1." The bit lines are set

respectively to corresponding voltages M, H and M, as shown, where the M level voltage is high but not sufficient to program a memory element and the H level is high enough to force a memory element into the programmed state. The M level voltage may be about one-half of the H level voltage, between zero volts and H. For example, a M level can be 0.7 volt, and a H level can be 1.5 volt. The H level used for programming is not necessary the same as the H level used for resetting or reading. In this case, according to the received data, memory elements M_{114} and M_{134} are to remain in their reset state, while memory element M_{124} is being programmed. Therefore, the programming voltages are applied only to memory element M_{124} of this page by the following steps.

- 2. Set the word line of the page being programmed to 0 volts, in this case selected word line WL₁₂. This is the only word line to which the memory elements of the page are connected. Each of the other word lines on all 20 planes is set to the M level. These word line voltages are applied by the circuits 27 of FIG. 2.
- Set one of the row select lines below and on either side of the selected word line to the H' voltage level, in order to select a page for programming. For the page indicated in FIGS. 3 and 4, the H' voltage is placed on row select line SG₂ in order to turn on select devices Q₁₂, Q₂₂ and Q₃₂ (FIG. 1). All other row select lines, namely lines SG₁ and SG₃ in this example, are set to 0 volts in order to keep their select devices off. The row select line voltages are applied by the circuits 29 of FIG. 2. This connects one row of local bit lines to the global bit lines and leaves all other local bit lines floating. In this example, the row of local bit lines LBL₁₂, LBL₂₂ and LBL₃₂ are connected to the respective global bit lines GBL₁, GBL₂ and GBL₃ 35 through the select devices that are turned on, while all other local bit lines (LBLs) of the array are left floating.

The result of this operation, for the example memory element material mentioned above, is that a programming current I_{PROG} is sent through the memory element M_{124} , thereby 40 causing that memory element to change from a reset state to a set (programmed) state. The same will occur with other memory elements (not shown) that are connected between the selected word line WL_{12} and a local bit line (LBL) that has the programming voltage level H applied.

An example of the relative timing of applying the above-listed programming voltages is to initially set all the global bit lines (GBLs), the selected row select line (SG), the selected word line and two adjacent word lines on either side of the selected word line on the one page all to the voltage level M. 50 After this, selected ones of the GBLs are raised to the voltage level H according to the data being programmed while simultaneously dropping the voltage of the selected word line to 0 volts for the duration of the programming cycle. The word lines in plane 1 other than the selected word line WL $_{12}$ and all 55 word lines in the unselected other planes can be weakly driven to M, some lower voltage or allowed to float in order to reduce power that must be delivered by word line drivers that are part of the circuits 27 of FIG. 2.

By floating all the local bit lines other than the selected row 60 (in this example, all but LBL_{12} , LBL_{22} and LBL_{32}), voltages can be loosely coupled to outer word lines of the selected plane 1 and word lines of other planes that are allowed to float through memory elements in their low resistance state (programmed) that are connected between the floating local bit 65 lines and adjacent word lines. These outer word lines of the selected plane and word lines in unselected planes, although

12

allowed to float, may eventually be driven up to voltage level M through a combination of programmed memory elements.

There are typically parasitic currents present during the programming operation that can increase the currents that must be supplied through the selected word line and global bit lines. During programming there are two sources of parasitic currents, one to the adjacent page in a different block and another to the adjacent page in the same block. An example of the first is the parasitic current I_{P1} shown on FIG. 4 from the local bit line LBL₂₂ that has been raised to the voltage level H during programming. The memory element M₁₂₃ is connected between that voltage and the voltage level M on its word line WL_{11} . This voltage difference can cause the parasitic current $-I_{P1}$ to flow. Since there is no such voltage difference between the local bit lines LBL_{12} or LBL_{32} and the word line WL11, no such parasitic current flows through either of the memory elements M_{113} or M_{133} , a result of these memory elements remaining in the reset state according to the data being programmed.

Other parasitic currents can similarly flow from the same local bit line LBL_{22} to an adjacent word line in other planes. The presence of these currents may limit the number of planes that can be included in the memory system since the total current may increase with the number of planes. The limitation for programming is in the current capacity of the memory power supply, so the maximum number of planes is a tradeoff between the size of the power supply and the number of planes. A number of 4-16 planes may generally be used in most cases, but a different amount can also be used.

The other source of parasitic currents during programming is to an adjacent page in the same block. The local bit lines that are left floating (all but those connected to the row of memory elements being programmed) will tend to be driven to the voltage level M of unselected word lines through any programmed memory element on any plane. This in turn can cause parasitic currents to flow in the selected plane from these local bit lines at the M voltage level to the selected word line that is at zero volts. An example of this is given by the currents I_{P2} , I_{P3} and I_{P4} shown in FIG. 4. In general, these currents will be much less than the other parasitic current I_{P1} discussed above, since these currents flow only through those memory elements in their conductive state that are adjacent to the selected word line in the selected plane.

The above-described programming techniques ensure that the selected page is programmed (local bit lines at H, selected word line at 0) and that adjacent unselected word lines are at M. As mentioned earlier, other unselected word lines can be weakly driven to M or initially driven to M and then left floating. Alternately, word lines in any plane distant from the selected word line (for example, more than 5 word lines away) can also be left uncharged (at ground) or floating because the parasitic currents flowing to them are so low as to be negligible compared to the identified parasitic currents since they must flow through a series combination of five or more ON devices (devices in their low resistance state). This can reduce the power dissipation caused by charging a large number of word lines.

While the above description assumes that each memory element of the page being programmed will reach its desired ON value with one application of a programming pulse, a program-verify technique commonly used in NOR or NAND flash memory technology may alternately be used. In this process, a complete programming operation for a given page includes of a series of individual programming operations in which a smaller change in ON resistance occurs within each program operation. Interspersed between each program operation is a verify (read) operation that determines whether

an individual memory element has reached its desired programmed level of resistance or conductance consistent with the data being programmed in the memory element. The sequence of program/verify is terminated for each memory element as it is verified to reach the desired value of resistance or conductance. After all of memory elements being programmed are verified to have reached their desired programmed value, programming of the page of memory elements is then completed. An example of this technique is described in U.S. Pat. No. 5,172,338.

With reference primarily to FIG. **5**, the parallel reading of the states of a page of memory elements, such as the memory elements M_{114} , M_{124} and M_{134} , is described. The steps of an example reading process are as follows:

- 1. Set all the global bit lines GBLs and all the word lines WL to a voltage V_R . The voltage V_R is simply a convenient reference voltage and can be any number of values but will typically be between 0 and 1 volt. In general, for operating modes where repeated reads occur, it is convenient to set all word lines in the array to V_R in order to reduce parasitic read currents, even though this requires charging all the word lines. However, as an alternative, it is only necessary to raise the selected word line (WL $_{12}$ in FIG. 5), the word line in each of the other planes that is in the same position as the selected word line and the immediately adjacent word lines in all planes to V_R .
- 2. Turn on one row of select devices by placing a voltage on the control line adjacent to the selected word line in order to define the page to be read. In the example of 30 FIGS. 1 and 5, a voltage is applied to the row select line SG₂ in order to turn on the vertical TFT select devices Q₁₂, Q₂₂ and Q₃₂. This connects one row of local bit lines LBL₁₂, LBL₂₂ and LBL₃₂ to their respective global bit lines GBL₁, GBL₂ and GBL₃. These local bit lines are 35 then connected to individual sense amplifiers (SA) that are present in the circuits 21 of FIG. 2, and assume the potential V_R of the global bit lines to which they are connected. All other local bit lines LBLs are allowed to float.
- 3. Set the selected word line (WL₁₂) to a voltage of V_R±Vsense. The sign of Vsense is chosen based on the sense amplifier and has a magnitude of about 0.5 volt. The voltages on all other word lines remain the same.
- 4. Sense current flowing into (V_R +Vsense) or out of (V_R Vsense) each sense amplifier for time T. These are the currents I_{R1} , I_{R2} and I_{R3} shown to be flowing through the addressed memory elements of the example of FIG. 5, which are proportional to the programmed states of the respective memory elements M_{114} , M_{124} and M_{134} . The states of the memory elements M_{114} , M_{124} and M_{134} are then given by binary outputs of the sense amplifiers within the circuits 21 that are connected to the respective global bit lines GBL₁, GBL₂ and GBL₃. These sense amplifier outputs are then sent over the lines 23 (FIG. 2) 55 to the controller 25, which then provides the read data to the bots 31
- 5. Turn off the vertical TFT select devices (Q_{12}, Q_{22}) and Q_{32} by removing the voltage from the row select line (SG_2) , in order to disconnect the local bit lines from the 60 global bit lines, and return the selected word line (WL_{12}) to the voltage V_R .

Parasitic currents during such a read operation have two undesirable effects. As with programming, parasitic currents place increased demands on the memory system power supply. In addition, it is possible for parasitic currents to exist that are erroneously included in the currents though the addressed 14

memory elements that are being read. This can therefore lead to erroneous read results if such parasitic currents are large enough.

As in the programming case, all of the local bit lines except the selected row (LBL₁₂, LBL₂₂ and LBL₃₂ in the example of FIG. 5) are floating. But the potential of the floating local bit lines may be driven to V_R by any memory element that is in its programmed (low resistance) state and connected between a floating local bit line and a word line at V_R , in any plane. A parasitic current comparable to I_{P1} in the programming case (FIG. 4) is not present during data read because both the selected local bit lines and the adjacent non-selected word lines are both at V_R . Parasitic currents may flow, however, through low resistance memory elements connected between floating local bit lines and the selected word line. These are comparable to the currents I_{P2} , I_{P3} , and I_{P4} during programming (FIG. 4), indicated as I_{P5} , I_{P6} and I_{P7} in FIG. 5. Each of these currents can be equal in magnitude to the maximum read current through an addressed memory element. However, these parasitic currents are flowing from the word lines at the voltage V_R to the selected word line at a voltage V_R ±Vsense without flowing through the sense amplifiers. These parasitic currents will not flow through the selected local bit lines (LBL₁₂, LBL₂₂ and LBL₃₂ in FIG. 5) to which the sense amplifiers are connected. Although they contribute to power dissipation, these parasitic currents do not therefore introduce a sensing error.

Although the neighboring word lines should be at V_R to minimize parasitic currents, as in the programming case it may be desirable to weakly drive these word lines or even allow them to float. In one variation, the selected word line and the neighboring word lines can be pre-charged to V_R and then allowed to float. When the sense amplifier is energized, it may charge them to V_R so that the potential on these lines is accurately set by the reference voltage from the sense amplifier (as opposed to the reference voltage from the word line driver). This can occur before the selected word line is changed to $V_R \pm V$ sense but the sense amplifier current is not measured until this charging transient is completed.

Reference cells may also be included within the memory array 10 to facilitate any or all of the common data operations (erase, program, or read). A reference cell is a cell that is structurally as nearly identical to a data cell as possible in which the resistance is set to a particular value. They are useful to cancel or track resistance drift of data cells associated with temperature, process non-uniformities, repeated programming, time or other cell properties that may vary during operation of the memory. Typically they are set to have a resistance above the highest acceptable low resistance value of a memory element in one data state (such as the ON resistance) and below the lowest acceptable high resistance value of a memory element in another data state (such as the OFF resistance). Reference cells may be "global" to a plane or the entire array, or may be contained within each block or page.

In one embodiment, multiple reference cells may be contained within each page. The number of such cells may be only a few (less than 10), or may be up to a several percent of the total number of cells within each page. In this case, the reference cells are typically reset and written in a separate operation independent of the data within the page. For example, they may be set one time in the factory, or they may be set once or multiple times during operation of the memory array. During a reset operation described above, all of the global bit lines are set low, but this can be modified to only set the global bit lines associated with the memory elements being reset to a low value while the global bit lines associated

with the reference cells are set to an intermediate value, thus inhibiting them from being reset. Alternately, to reset reference cells within a given block, the global bit lines associated with the reference cells are set to a low value while the global bit lines associated with the data cells are set to an intermediate value. During programming, this process is reversed and the global bit lines associated with the reference cells are raised to a high value to set the reference cells to a desired ON resistance while the memory elements remain in the reset state. Typically the programming voltages or times will be 10 changed to program reference cells to a higher ON resistance than when programming memory elements.

If, for example, the number of reference cells in each page is chosen to be 1% of the number of data storage memory elements, then they may be physically arranged along each 15 word line such that each reference cell is separated from its neighbor by 100 data cells, and the sense amplifier associated with reading the reference cell can share its reference information with the intervening sense amplifiers reading data. Reference cells can be used during programming to ensure 20 the data is programmed with sufficient margin. Further information regarding the use of reference cells within a page can be found in U.S. Pat. Nos. 6,222,762, 6,538,922, 6,678,192 and 7,237,074.

In a particular embodiment, reference cells may be used to 25 approximately cancel parasitic currents in the array. In this case the value of the resistance of the reference cell(s) is set to that of the reset state rather than a value between the reset state and a data state as described earlier. The current in each reference cell can be measured by its associated sense amplifier and this current subtracted from neighboring data cells. In this case, the reference cell is approximating the parasitic currents flowing in a region of the memory array that tracks and is similar to the parasitic currents flowing in that region of the array during a data operation. This correction can be 35 applied in a two-step operation (measure the parasitic current in the reference cells and subsequently subtract its value from that obtained during a data operation) or simultaneously with the data operation. One way in which simultaneous operation is possible is to use the reference cell to adjust the timing or 40 reference levels of the adjacent data sense amplifiers. An example of this is shown in U.S. Pat. No. 7,324,393.

In conventional two-dimensional arrays of variable resistance memory elements, a diode is usually included in series with the memory element between the crossing bit and word 45 lines. The primary purpose of the diodes is to reduce the number and magnitudes of parasitic currents during resetting (erasing), programming and reading the memory elements. A significant advantage of the three-dimensional array herein is that resulting parasitic currents are fewer and therefore have a reduced negative effect on operation of the array than in other types of arrays.

Because of the reduced number of parasitic currents in the three-dimensional array herein, the total magnitude of parasitic currents can be managed without the use of such diodes. 55 In addition to the simpler manufacturing processes, the absence of the diodes allows bi-polar operation; that is, an operation in which the voltage polarity to switch the memory element from its first state to its second memory state is opposite of the voltage polarity to switch the memory element from its second to its first memory state. The advantage of the bi-polar operation over a unipolar operation (same polarity voltage is used to switch the memory element from its first to second memory state as from its second to first memory state) is the reduction of power to switch the memory element and 65 an improvement in the reliability of the memory element. These advantages of the bi-polar operation are seen in

16

memory elements in which formation and destruction of a conductive filament is the physical mechanism for switching, as in the memory elements made from metal oxides and solid electrolyte materials. For these reasons, the embodiments discussed below utilize memory elements that include resistance switching material and do not include a diode or other separate steering device. The use of memory elements that have a non-linear current versus voltage relationship are also envisioned. For example as the voltage across a HfOx memory element is reduced from the programming voltage to one half the programming voltage the current is reduced by a factor of 5 or even more. In such an embodiment the total magnitude of parasitic currents can be managed without the use of diodes in the array.

The level of parasitic currents increases with the number of planes and with the number of memory elements connected along the individual word lines within each plane. The increase in parasitic currents increases only slightly with additional planes because the selected word line is on only one plane such as WL12 in FIG. 4. Parasitic currents Ip1, Ip2, Ip3, and Ip4 are all on the plane that contains WL12. Leakage currents on other planes are less significant because the floating lines tend to minimize currents on elements not directly connected to the selected word line. Also since the number of unselected word lines on each plane does not significantly affect the amount of parasitic current, the planes may individually include a large number of word lines. The parasitic currents resulting from a large number of memory elements connected along the length of individual word lines can further be managed by segmenting the word lines into sections of fewer numbers of memory elements. Erasing, programming and reading operations are then performed on the memory elements connected along one segment of each word line instead of the total number of memory elements connected along the entire length of the word line.

The re-programmable non-volatile memory array being described herein has many advantages. The quantity of digital data that may be stored per unit of semiconductor substrate area is high. It may be manufactured with a lower cost per stored bit of data. Only a few masks are necessary for the entire stack of planes, rather than requiring a separate set of masks for each plane. The number of local bit line connections with the substrate is significantly reduced over other multi-plane structures that do not use the vertical local bit lines. The architecture eliminates the need for each memory element to have a diode in series with the resistive memory element, thereby further simplifying the manufacturing process and enabling the use of metal conductive lines. Also, the voltages necessary to operate the array are much lower than those used in current commercial flash memories.

Since at least one-half of each current path is vertical, the voltage drops present in large cross-point arrays are significantly reduced. The reduced length of the current path due to the shorter vertical component means that there are approximately one-half the number memory elements on each current path and thus the leakage currents are reduced as is the number of unselected memory elements disturbed during a data programming or read operation. For example, if there are N cells associated with a word line and N cells associated with a bit line of equal length in a conventional array, there are 2N cells associated or "touched" with every data operation. In the vertical local bit line architecture described herein, there are n cells associated with the bit line (n is the number of planes and is typically a small number such as 4 to 16), or N+n cells are associated with a data operation. For a large N this means that

the number of cells affected by a data operation is approximately one-half as many as in a conventional three-dimensional array.

Materials Useful for the Memory Storage Elements

The material used for the non-volatile memory elements M_{xxy} in the array of FIG. 1 can be a chalcogenide, a metal oxide, CMO, or any one of a number of materials that exhibit a stable, reversible shift in resistance in response to an external voltage applied to or current passed through the material.

Metal oxides are characterized by being insulating when 10 initially deposited. One suitable metal oxide is a titanium oxide (TiO_x) in which near-stoichiometric TiO₂ bulk material is altered in an annealing process to create an oxygen deficient layer (or a layer with oxygen vacancies) in proximity of the bottom electrode. The top platinum electrode for memory storage element comprising TiOx, with its high work function, creates a high potential Pt/TiO₂ barrier for electrons. As a result, at moderate voltages (below one volt), a very low current will flow through the structure. The bottom Pt/TiO_{2-x} barrier is lowered by the presence of the oxygen vacancies 20 (O⁺₂) and behaves as a low resistance contact (ohmic contact). (The oxygen vacancies in TiO₂ are known to act as n-type dopant, transforming the insulating oxide in an electrically conductive doped semiconductor.) The resulting composite structure is in a non-conductive (high resistance) 25

But when a large negative voltage (such as 1.5 volt) is applied across the structure, the oxygen vacancies drift toward the top electrode and, as a result, the potential barrier Pt/TiO_2 is reduced and a relatively high current can flow 30 through the structure. The device is then in its low resistance (conductive) state. Experiments reported by others have shown that conduction is occurring in filament-like regions of the TiO_2 , perhaps along grain boundaries.

The conductive path is broken by applying a large positive 35 voltage across the structure. Under this positive bias, the oxygen vacancies move away from the proximity of the top Pt/TiO_2 barrier, and "break" the filament. The device returns to its high resistance state. Both of the conductive and nonconductive states are non-volatile. Sensing the conduction of 40 the memory storage element by applying a voltage around $^{0.5}$ volts can easily determine the state of the memory element.

While this specific conduction mechanism may not apply to all metal oxides, as a group, they have a similar behavior: transition from a low conductive state to a high conductive 45 occurs state when appropriate voltages are applied, and the two states are non-volatile. Examples of other materials that can be used for the non-volatile memory elements M_{zxy} in the array of FIG. 1 include HfOx, ZrOx, WOx, NiOx, CoOx, CoAlOx, MnOx, ZnMn₂O₄, ZnOx, TaOx, NbOx, HfSiOx, 50 HfAlOx. Suitable top electrodes include metals with a high work function (typically >4.5 eV) capable to getter oxygen in contact with the metal oxide to create oxygen vacancies at the contact. Some examples are TaCN, TiCN, Ru, RuO, Pt, Ti rich TiOx, TiAlN, TaAlN, TiSiN, TaSiN, IrO2 and doped polysili- 55 con. Suitable materials for the bottom electrode are any conducting oxygen rich material such as Ti(O)N, Ta(O)N, TiN and TaN. The thicknesses of the electrodes are typically 1 nm or greater. Thicknesses of the metal oxide are generally in the range of 2 nm to 20 nm.

One example non-volatile memory element uses Hafnium Oxide (e.g., HfO₂) as a reversible resistance-switching material, and positions the reversible resistance-switching material between two electrodes. A first electrode is positioned between reversible resistance-switching material and a first 65 conductor (e.g. bit line or word line). In one embodiment, the first electrode is made of platinum. The second electrode is

18

positioned between reversible resistance-switching material a second conductor (e.g., bit line or word line). In one embodiment, the second electrode is made of Titanium Nitride, and serves as a barrier layer. In another embodiment, the second electrode is n+ doped polysilicon and the first electrode is Titanium Nitride. Other materials can also be used. The technologies described below are not restricted to any one set of materials for forming the non-volatile memory elements.

In another embodiment, the memory storage element will include Hafnium Oxide (or different metal oxide or different material) as the reversible resistance-switching material, without any electrodes being positioned between the reversible resistance-switching material and the conductors (e.g., bit lines and/or word lines).

Another class of materials suitable for the memory storage elements is solid electrolytes but since they are electrically conductive when deposited, individual memory elements need to be formed and isolated from one another. Solid electrolytes are somewhat similar to the metal oxides, and the conduction mechanism is assumed to be the formation of a metallic filament between the top and bottom electrode. In this structure the filament is formed by dissolving ions from one electrode (the oxidizable electrode) into the body of the cell (the solid electrolyte). In one example, the solid electrolyte contains silver ions or copper ions, and the oxidizable electrode is preferably a metal intercalated in a transition metal sulfide or selenide material such as $A_x(MB2)_{1-x}$, where A is Ag or Cu, B is S or Se, and M is a transition metal such as Ta, V, or Ti, and x ranges from about 0.1 to about 0.7. Such a composition minimizes oxidizing unwanted material into the solid electrolyte. One example of such a composition is $Ag_x(TaS2)_{1-x}$. Alternate composition materials include α-AgI. The other electrode (the indifferent or neutral electrode) should be a good electrical conductor while remaining insoluble in the solid electrolyte material. Examples include metals and compounds such as W, Ni, Mo, Pt, metal silicides, and the like.

Examples of solid electrolytes materials are: TaO, GeSe or GeS. Other systems suitable for use as solid electrolyte cells are: Cu/TaO/W, Ag/GeSe/W, Cu/GeSe/W, Cu/GeSe/W, and Ag/GeS/W, where the first material is the oxidizable electrode, the middle material is the solid electrolyte, and the third material is the indifferent (neutral) electrode. Typical thicknesses of the solid electrolyte are between 30 nm and 100 nm.

In recent years, carbon has been extensively studied as a non-volatile memory material. As a non-volatile memory element, carbon is usually used in two forms, conductive (or grapheme like-carbon) and insulating (or amorphous carbon). The difference in the two types of carbon material is the content of the carbon chemical bonds, so called sp² and sp³ hybridizations. In the sp³ configuration, the carbon valence electrons are kept in strong covalent bonds and as a result the sp³ hybridization is non-conductive. Carbon films in which the sp³ configuration dominates, are commonly referred to as tetrahedral-amorphous carbon, or diamond like. In the sp² configuration, not all the carbon valence electrons are kept in covalent bonds. The weak tight electrons (phi bonds) contribute to the electrical conduction making the mostly sp² con-60 figuration a conductive carbon material. The operation of the carbon resistive switching nonvolatile memories is based on the fact that it is possible to transform the sp³ configuration to the sp² configuration by applying appropriate current (or voltage) pulses to the carbon structure. For example, when a very short (1-5 ns) high amplitude voltage pulse is applied across the material, the conductance is greatly reduced as the material sp² changes into an sp³ form ("reset" state). It has been

theorized that the high local temperatures generated by this pulse causes disorder in the material and if the pulse is very short, the carbon "quenches" in an amorphous state (sp³ hybridization). On the other hand, when in the reset state, applying a lower voltage for a longer time (~300 nsec) causes 5 part of the material to change into the sp² form ("set" state). The carbon resistance switching non-volatile memory elements have a capacitor like configuration where the top and bottom electrodes are made of high temperature melting point metals like W, Pd, Pt and TaN.

There has been significant attention recently to the application of carbon nanotubes (CNTs) as a non-volatile memory material. A (single walled) carbon nanotube is a hollow cylinder of carbon, typically a rolled and self-closing sheet one carbon atom thick, with a typical diameter of about 1-2 nm 15 and a length hundreds of times greater. Such nanotubes can demonstrate very high conductivity, and various proposals have been made regarding compatibility with integrated circuit fabrication. It has been proposed to encapsulate "short" CNT's within an inert binder matrix to form a fabric of 20 CNT's. These can be deposited on a silicon wafer using a spin-on or spray coating, and as applied the CNT's have a random orientation with respect to each other. When an electric field is applied across this fabric, the CNT's tend to flex or align themselves such that the conductivity of the fabric is 25 changed. As in the other carbon based resistive switching non-volatile memories, the CNT based memories have capacitor-like configurations with top and bottom electrodes made of high melting point metals such as those mentioned

Yet another class of materials suitable for the memory storage elements is phase-change materials. A preferred group of phase-change materials includes chalcogenide glasses, often of a composition Ge_xSb_yTe_z, where preferably x=2, y=2 and z=5. GeSb has also been found to be useful. 35 Other materials include AgInSbTe, GeTe, GaSb, BaSbTe, InSbTe and various other combinations of these basic elements. Thicknesses are generally in the range of 1 nm to 500 nm. The generally accepted explanation for the switching mechanism is that when a high energy pulse is applied for a 40 very short time to cause a region of the material to melt, the material "quenches" in an amorphous state, which is a low conductive state. When a lower energy pulse is applied for a longer time such that the temperature remains above the crystallization temperature but below the melting tempera- 45 ture, the material crystallizes to form poly-crystal phases of high conductivity. These devices are often fabricated using sub-lithographic pillars, integrated with heater electrodes. Often the localized region undergoing the phase change may be designed to correspond to a transition over a step edge, or 50 a region where the material crosses over a slot etched in a low thermal conductivity material. The contacting electrodes may be any high melting metal such as TiN, W, WN and TaN in thicknesses from 1 nm to 500 nm.

It will be noted that the memory materials in most of the 55 foregoing examples utilize electrodes on either side thereof whose compositions are specifically selected. In embodiments of the three-dimensional memory array herein where the word lines (WL) and/or local bit lines (LBL) also form these electrodes by direct contact with the memory material, 60 those lines are preferably made of the conductive materials described above. In embodiments using additional conductive segments for at least one of the two memory element electrodes, those segments are therefore made of the materials described above for the memory element electrodes.

Steering elements are commonly incorporated into controllable resistance types of memory storage elements. Steering elements can be a transistor or a diode. Although an advantage of the three-dimensional architecture described herein is that such steering elements are not necessary, there may be specific configurations where it is desirable to include steering elements. The diode can be a p-n junction (not necessarily of silicon), a metal/insulator/insulator/metal (MIIM), or a Schottky type metal/semiconductor contact but can alternately be a solid electrolyte element. A characteristic of this type of diode is that for correct operation in a memory array, it is necessary to be switched "on" and "off" during each address operation. Until the memory element is addressed, the diode is in the high resistance state ("off" state) and "shields" the resistive memory element from disturb voltages. To access a resistive memory element, three different operations are needed: a) convert the diode from high resistance to low resistance, b) program, read, or reset (erase) the memory element by application of appropriate voltages across or currents through the diode, and c) reset (erase) the diode. In some embodiments one or more of these operations can be combined into the same step. Resetting the diode may be accomplished by applying a reverse voltage to the memory element including a diode, which causes the diode filament to collapse and the diode to return to the high resistance state.

20

For simplicity the above description has considered the simplest case of storing one data value within each cell: each cell is either reset or set and holds one bit of data. However, the techniques of the present application are not limited to this simple case. By using various values of ON resistance and designing the sense amplifiers to be able to discriminate between several of such values, each memory element can hold multiple-bits of data in a multiple-level cell (MLC). The principles of such operation are described in U.S. Pat. No. 5,172,338 referenced earlier. Examples of MLC technology applied to three dimensional arrays of memory elements include an article entitled "Multi-bit Memory Using Programmable Metallization Cell Technology" by Kozicki et al., Proceedings of the International Conference on Electronic Devices and Memory, Grenoble, France, Jun. 12-17, 2005, pp. 48-53 and "Time Discrete Voltage Sensing and Iterative Programming Control for a 4F2 Multilevel CBRAM" by Schrogmeier et al. (2007 Symposium on VLSI Circuits). Structural Example of the Three-Dimensional Array

One example semiconductor structure for implementing the three-dimensional memory element array of FIG. 1 is illustrated in FIG. 6, which is configured for use of nonvolatile memory element (NVM) material that is non-conductive when first deposited. A metal oxide of the type discussed above has this characteristic. Since the material is initially non-conductive, there is no necessity to isolate the memory elements at the cross-points of the word and bit lines from each other. Several memory elements may be implemented by a single continuous layer of material, which in the case of FIG. 6 are strips of NVM material oriented vertically along opposite sides of the vertical bit lines in the y-direction and extending upwards through all the planes. A significant advantage of the structure of FIG. 6 is that all word lines and strips of insulation under them in a group of planes may be defined simultaneously by use of a single mask, thus greatly simplifying the manufacturing process.

Referring to FIG. 6, a small part of four planes 101, 103, 105 and 107 of the three-dimensional array are shown. Elements of the FIG. 6 array that correspond to those of the equivalent circuit of FIG. 1 are identified by the same reference numbers. It will be noted that FIG. 6 shows the two planes 1 and 2 of FIG. 1 plus two additional planes on top of them. All of the planes have the same horizontal pattern of conductor, dielectric and NVM material. In each plane, metal

word lines (WL) are elongated in the x-direction and spaced apart in the y-direction. Each plane includes a layer of insulating dielectric that isolates its word lines from the word lines of the plane below it or, in the case of plane 101, of the substrate circuit components below it. Extending through 5 each plane is a collection of metal local bit line (LBL) "pillars" elongated in the vertical z-direction and forming a regular array in the x-y direction.

Each bit line pillar is connected to one of a set of global bit lines (GBL) running in the y-direction at the same pitch as the 10 pillar spacing through the vertical TFT select devices (Q_{xy}) whose gates are driven by the row select lines (SG) elongated in the x-direction. The vertical TFT select devices have a channel extension, in one embodiment.

Not shown in FIG. 6 are sense amplifiers, input-output 15 (I/O) circuitry, control circuitry, and any other necessary peripheral circuitry. There is one row select line (SG) for each row of local bit line pillars in the x-direction and one vertical TFT select device (Q) for each individual vertical local bit line (LBL).

Each vertical strip of NVM material is sandwiched between the vertical local bit lines (LBL) and a plurality of word lines (WL) vertically stacked in all the planes. Preferably the NVM material is present between the local bit lines (LBL) in the x-direction. A memory storage element (M) is 25 located at each intersection of a word line (WL) and a local bit line (LBL). In the case of a metal oxide described above for the memory storage element material, a small region of the NVM material between an intersecting local bit line (LBL) and word line (WL) is controllably alternated between conductive (set) and non-conductive (reset) states by appropriate voltages applied to the intersecting lines.

In one embodiment, the NVM material includes Hafnium Oxide, the word lines comprise TiN, and the bit lines comprise N+ silicon.

There may also be a parasitic NVM element formed between the LBL and the dielectric between planes. By choosing the thickness of the dielectric strips to be large compared to the thickness of the NVM material layer (that is, the spacing between the local bit lines and the word lines), a 40 field caused by differing voltages between word lines in the same vertical word line stack can be made small enough so that the parasitic element never conducts a significant amount of current. Similarly, in other embodiments, the non-conducting NVM material may be left in place between adjacent local 45 bit lines if the operating voltages between the adjacent LBLs remain below the programming threshold.

Vertical TFT Decoder Having Channel Extension

To enable the memory to be denser (e.g., more memory elements per area), the size of the memory elements can be 50 made small and the memory elements can be arranged close to each. To enable the memory elements to be close to each other, one embodiment uses a vertically oriented TFT decoder for connecting the individual local vertical bit line pillars to the respective global bit lines. In one embodiment, 55 each vertically oriented TFT select device is a pillar select device that is formed as a vertical structure, switching between a local bit line pillar and a global bit line. The vertical TFT select devices, are in the present embodiments formed in a separate layer (pillar select layer) above the CMOS layer/ 60 substrate, along the z-direction between the array of global bit lines and the array of local bit lines. The CMOS layer is the substrate where the support circuitry is implemented, including the row select circuit and word line drivers. The use of vertically oriented TFT select devices above, but not in, the substrate allows the memory elements to be arranged in a more compact fashion, thereby increasing density. Addition-

ally, positioning the vertically oriented TFT select devices above the substrate allows for other devices (e.g., the word line drivers) to be positioned in the substrate under the memory array rather than outside of the array, which allows the integrated circuit to be smaller.

22

For example, a pillar shaped vertical Thin Film Transistor (TFT) can be can be used as the select device. In one example implementation, a control node of the select transistor has a collar shaped hole, and the gate and channel region are formed in the hole with the source/drain regions formed above/below the channel region. Another alternative is to define the gates as a rail etch and have the channel deposited in a trench between the gates and singulated by an etch with crossing lines mask (rather than holes).

FIG. 7 illustrates schematically the three dimensional memory ("3D memory") comprising of a memory layer on top of a pillar select layer. The 3D memory 10 is formed on top of a CMOS substrate (not shown explicitly) where structures in the CMOS are referred to as being in the FEOL ("Front End of Lines"). The vertically oriented TFT select devices switching individual vertical bit lines (that are above and not in the substrate) to individual global bit lines are now formed on top of the FEOL layer in the BEOL ("Back End of Lines"). Thus, the BEOL comprises of the pillar select layer with the memory layer on top of it. The vertically oriented TFT select devices (such as $Q_{11}, Q_{12}, \dots, Q_{21}, Q_{22}, \dots$, etc.) are formed in the pillar select layer as vertically oriented TFT select devices. The pillar select layer is formed above (and not in) the substrate. The memory layer comprises multiple layers of word lines and memory elements. For simplicity, FIG. 7 shows only one layer of word lines, such as WL_{10}, W_{11}, \ldots , etc without showing the memory elements that exist between each crossing of a word line and a bit line.

In the example of FIG. 7, the vertically oriented TFT select devices have one gate that is connected to one of the select lines. In some embodiments, each vertically oriented TFT select device has two gates.

FIG. 8A illustrates a schematic circuit diagram of a given vertically oriented TFT select device switching a local bit line to a global bit line. In the example, the local bit line LBL 530 is switchable to the global bit line GBL 526 by a vertically oriented TFT select transistor 504 such as Q_{11} . The gate of the TFT select transistor Q_{11} is controllable by a signal exerted on a row select line SG_1 .

FIG. 8B illustrates the structure of the vertically oriented TFT select device in relation to the local bit line and the global bit line. The global bit line such as GBL 526 is formed below the vertically oriented TFT select device, in the FEOL as part of the metal layer-1 or metal layer-2 502. The vertically oriented TFT select device is formed in the BEOL layer on top of the GBL 526 (and above, but not in, the substrate). The local bit line LBL 530, in the form of a pillar, is formed on top of the vertically oriented select device 504. In this way, the vertically oriented TFT select device 504 can switch the local bit line pillar LBL to the global bit line GBL.

FIG. 9 shows a portion of the memory system, with the memory elements being depicted as resistors (due to their reversible resistance switching properties). FIG. 9 shows the Pillar Select Layer below the Memory Layer and above (and not in) the Substrate. Only a portion of the Memory Layer is illustrated. For example, FIG. 9 shows bit lines LBL1, LBL2, ... LBL72. In this embodiment each of the word lines are connected to 72 memory elements. Each of the memory elements is connected between a word line and a bit line. Therefore, there will be 72 memory elements connected to the same word line and different bit lines (of the 72 bit lines in a row). Each of the bit lines are connected to a respective global

bit line by one of the vertically oriented TFT select devices **504** of the Pillar Select Layer. The signal SG_x driving the set of vertically oriented TFT select devices **504** depicted in FIG. **9** is controlled by the Row Select Line Driver. Note that the Row Select Line Driver is implemented in the substrate. The global bit lines (GBL1, GBL2, . . . GBL72) are implemented in the metal lines above the substrate. FIG. **9** shows one slice taken along the word line direction such that each of the bit lines depicted in FIG. **9** are connected to different global bit lines via the vertically oriented TFT select devices **504**.

In one embodiment, pairs of neighboring word lines (e.g., WLa and WLb, WLp and WLq, WLr and WLs) will be connected to memory elements that are in turn connected to common bit lines. FIG. 9 shows three pairs of word lines (WLa and WLb, WLp and WLq, WLr and WLs), with each of the pair being on a different layer of the memory structure. In one illustrative embodiment, the word lines receive address dependent signals such a that word line WLb is selected for memory operation while word lines WLa, WLp, WLq, WLr and WLs are not selected. Although the enabling signal 20 applied on row select line SG_x causes all of the vertically oriented TFT select devices 504 to connect the respective global bit lines to the respective local bit lines of FIG. 9, only the global bit line GLBL1 includes a data value for programming (as noted by the S). Global bit lines GLBL2 and 25 GLBL72 do not include data for programming (as noted by the U). This can be due to the data pattern being stored as the global bit lines receive data dependent signals. Note that while SGx receive an enable signal, other select lines receive a disable signal to turn off the connected select devices.

Because local bit line LBL 1 and word line WLb are both selected for programming, the memory element between local bit line LBL1 and word line WLb is selected for the memory operation (as noted by the S). Since local bit line LBL1 is the only bit line with program data, the other memory 35 elements connected to WLb will be half selected (as noted by H). By half selected, it is meant that one of the control lines (either the bit line or the word line) is selected but the other control line is not selected. A half selected memory element will not undergo the memory operation. The word line WLa is 40 not selected; therefore, the memory cell between WLa and local bit line LBL1 is half selected, and the other memory elements on WLa are unselected. Since word lines WLp, WLq, WLr and WLs are not selected, their memory elements connected to LBL1 are half selected and the other memory 45 elements connected to those word lines are unselected.

FIG. 10 is a schematic diagram to illustrate some of the concerns pertaining to a selection device. This example will discuss concerns when FORMING memory elements. Two vertical TFT selection devices 504 are shown connected 50 between a global bit line and the vertically oriented local bit lines. The vertical TFT selection device 504 on the left has a select voltage (V_{SG_SEL}) applied to its gate (e.g., to turn it on). The vertical TFT selection device 504 on the right has an unselect voltage (V_{SG_UnSEL}) applied to its gate (e.g., to keep 55 it off).

As will be discussed more fully below, the vertical TFT selection device **504** has a top junction and a bottom junction, in some embodiments. The top junction is between the body and the top source/drain. The bottom junction is between the 60 body and the bottom source/drain. The following discussion will serve to explain how one junction may need to be able to withstand a greater voltage than the other junction.

A voltage V_{GBL} is applied to the global bit line. Three word lines (WL) are represented. A select voltage (V_{WL_SEL}) is applied to the selected word line in the middle. An unselect voltage (V_{WL_UNSEL}) is applied to the other two word lines.

24

There are four memory elements **540***a***-540***d*, each represented by a resistor. Each memory element **540** is connected between a local bit line (LBL) and a word line (WL). The table in FIG. **10** indicates that there may be a selected cell and three different types of unselected memory cells (F, H, U). The three different types of unselected memory cells refers to the different voltages that are applied between their bit lines and their word line.

Memory element 540a is between the selected bit line and an unselected word line. The current I_{FCELL_Leak} is shown to represent a leakage current. This is an "F" cell.

Memory element 540b is between the selected bit line and the selected word line. Thus, this is the memory element 540b undergoing FORMING. The current I_{CELL_SEL} is shown to represent the current though the select memory cell. Note that the resistance of the selected memory typically drops sharply during FORMING. For example, it could drop from 1 G Ohm to 4 M Ohm, for some types of memory elements.

Memory element 540c is between the unselected bit line and the selected word line. This is an "H" cell. Memory element 540d is between the unselected bit line and the other unselected word line. This is a "U" cell.

In one embodiment, the FORMING operation is what is referred to herein as a forward FORMING. Example voltages for this FORMING operation are: V_{GBL} =about 3V to 6V; V_{SG_SEL} =about 3.5V to 5.5V; V_{SG_UnSEL} =about 0V or V_{SG_SEL} =4V; V_{WL_SEL} =about 0V; V_{WL_UnSEL} =about 2V. Note that V_{WL_UnSEL} may be equal to about the voltage of the unselected bit line. Note that the global bit line is a high voltage and the selected word line is a low voltage. By convention, this is referred to as a forward FORMING.

When applying forward FORMING voltages, the bottom junction of the TFT could need to withstand a greater voltage than the top junction. In one embodiment, the TFT has a channel extension on the bottom so that it is able to withstand forward FORMING voltages such as, but not limited to, this example.

In one embodiment, the FORMING operation is what is referred to herein as a reverse FORMING. Example voltages for this reverse FORMING operation are: V_{GBL} =about 0V; V_{SG_SEL} =about 0.5V to 2.5V; V_{SG_UnSEL} =about 0V; V_{WL_SEL} =about 4V to 5V; V_{WL_UnSEL} =about 2.3V. Note that V_{WL_UnSEL} may be equal to about the voltage of the unselected bit line. Note that the global bit line is a low voltage and the selected word line is a high voltage. By convention, this is referred to as a reverse FORMING.

When applying reverse FORMING voltages, the top junction of the TFT could need to withstand a greater voltage than the bottom junction. In one embodiment, the TFT has a channel extension on the top so that it is able to withstand reverse FORMING voltages such as, but not limited to, this example.

Whether a forward FORMING operation or reverse FORMING operation is performed may depend on the type of material in the memory element **540**. Thus, after it is determined what type of memory element is being used, and hence whether FORMING will be forward or reverse, characteristics of the TFT may be determined.

As noted, the requirements on the vertical TFT selection device **504** may be different for the two cases. For the forward FORMING operation, the bottom junction may be put under greater stress. Thus, the bottom junction may be referred to as a high voltage (HV) junction in that it needs to have a higher breakdown voltage than the top junction, in some embodiments.

As noted, for the reverse FORMING operation, the top junction may be put under greater stress. Thus, the top junction may be referred to as a high voltage (HV) junction in that

it needs to have a higher breakdown voltage than the bottom junction, in some embodiments. In one embodiment, a channel extension is used at the top of the vertical TFT selection device **504** to provide for a HV junction at the top.

FIGS. 11A-11E depict various embodiments of vertical 5 TFT selection devices 504. FIG. 11A is a diagram of one embodiment of a vertical TFT selection device 504, which may be used for selecting vertically oriented bit lines. The vertical TFT selection device 540 has two source/drain (S/D) regions. The source/drain regions are two either side of the 10 body. The source/drain regions and body are polysilicon, in one embodiment. The vertically oriented TFT select device 504 has an upper junction between the body and S/D and a lower junction between the body and S/D.

In some embodiments, the body and the S/D are of opposite 15 conductivity. For example, the body may be p- and each S/D N+. As another example, the body may be n- and each S/D P+. Thus, the TFT could be an enhancement NFET (N+p- N+) or enhancement PFET (P+n-P+), as two examples.

In some embodiments, the body and the S/D have the same 20 conductivity. For example, the body may be p- and each S/D P+. As another example, the body may be n- and each S/D N+. Thus, the TFT could be a depletion type N+n-N+(NFET) or depletion type P+p-P+(PFET), as two examples. For depletion type devices, N+n-N+(NFET) and P+p-P+ 25 (PFET), the level of conductivity of each S/D may be much higher than that of the body. In one embodiment, the S/D net doping concentration is 3-4 orders of magnitude greater than the body net doping concentration.

In one embodiment, the gate dielectric **505** extends along 30 the sides of the source/drain regions and the body. The vertical TFT selection device **504** has two gates **507** in this embodiment. However, the vertical TFT selection device **504** could have a single gate. The gate dielectric separates the gates from either the body or the source/drain, as the case may 35 he

The vertical TFT selection device 504 has a channel extension, which in this example is at the upper portion. The body region extends past (above than in this case) the gates, in this embodiment. The channel is not extended on the bottom of 40 the TFT **504**. That is, the body region of does not extend past (above in this lower) than the gates at the lower junction. Another way of looking at this is that the gates are offset from the upper junction in this embodiment. By the gate being offset from the junction, it is meant that that the gate is not 45 directly adjacent to the junction. For example, the gates are not directly adjacent to the upper junction. The gates are not offset from the lower junctions in this embodiment. That is, the gates are directly adjacent to the lower junction. Another way of stating the foregoing is that the top portion of the gates 50 does not extend above the upper junction. However, the bottom portion of the gates does extend below the lower junction. In the case the top or/and bottom portion of the gates extend beyond the junction, the structure has respective gate-junction overlap, or gate-source or/and gate/drain overlap.

For some embodiments of enhancement type TFTs, the gate/drain or gate/source overlap is with respect to a P+n-junction. For some embodiments of enhancement type TFTs, the gate/drain or gate/source overlap is with respect to an N+p-junction.

For some embodiments of a depletion type transistor (e.g. N+n-N+), the gate/drain or gate/source overlap is with respect to an N+n- junction. For some embodiments of a PFET, the gate/junction offset will be with respect to a P+p-junction.

In one embodiment, the depletion type device (e.g., N+n–N+, NFET) may provide for higher drive current due to sur-

26

face and bulk conduction (higher Ion) for the same gate and drain voltage as an enhancement type device. However, to shut the transistor off, negative gate voltage may be required. The choice of the device can be determined based on parameter requirements for the TFT transistor, which may in turn depend on read-write material properties (memory cell properties), in order to enable the most efficient cell and array operation.

The lower source/drain is connected to a global bit line in this embodiment. The upper source drain could be connected to a vertically oriented bit line (not depicted in FIG. 11A).

The channel extension helps provide for good high voltage operation. The vertical TFT select devices **504** are able to withstand high voltage differences between their source/drain regions. For some operations, a relatively high voltage difference results between the two source/drains. It is important that the vertically oriented TFT select device **504** does not breakdown. The channel extension results in higher breakdown voltage, which can prevent breakdown during required high voltage operation. The channel extension can also result in much lower leakage during high voltage operation, which is important for the proper cell and array operation.

It is also important it does not exhibit high leakage. The channel extension also helps provide for a low leakage current. Note that GIDL could possibly be a problem when operating the vertically oriented TFT select device **504**. However, the channel extension helps noticeably reduce or minimize GIDL.

The device of FIG. 11A provides for a HV junction at the top junction. The device 504 is used in a 3D memory array in which the memory elements are FORMED using a reverse forming voltage, in one embodiment.

FIG. 11B is a diagram of one embodiment of a vertical TFT selection device 504, which may be used for selecting vertically oriented bit lines. The device 540 is similar to the one depicted in FIG. 11A, but has the channel extension at the bottom instead. This device is used in a 3D memory array in which the memory elements are FORMED using a forward forming voltage, in one embodiment.

The vertical TFT selection device **504** has two source/drain regions, which may be N+ or P+. The source/drain regions are above or below the body, which may be p- or n-. The source/drain regions and body are polysilicon, in one embodiment. The various types of enhancement and depletion mode devices discussed in connection with FIG. **11**A are applicable to the device of FIG. **11**B.

The vertically oriented TFT select device 504 has an upper junction and a lower junction. In this embodiment, the gate dielectric extends along the sides of the source/drain regions and the body. The vertical TFT selection device 504 has two gates in this embodiment. However, the vertical TFT selection device 504 could have a single gate. The gate dielectric separates the gates from either the body or the source/drain, as the case may be.

The vertical TFT selection device **504** has a channel extension, which in this example is at the lower portion of the TFT **504**. The body region extends past (lower than in this case) the gates, in this embodiment. The channel is not extended on the top of the TFT **504**. That is, the body region of does not extend past (above in this case) the gates at the upper junction.

Another way of looking at this is that the gates are offset from the lower junction in this embodiment. In this case, the gates are not directly adjacent to the lower junction. Instead, there is oxide **520** directly adjacent to the lower junction, in this embodiment. On the other hand, the gates are directly adjacent to the upper junction. Thus, the upper gates are not offset from the upper junction. Another way of stating the

foregoing is that the lower portion of the gates does not extend below the lower junction. However, the top portion of the gates does extend above the upper junction.

The lower source/drain is connected to a global bit line in this embodiment. The upper source drain could be connected 5 to a vertically oriented bit line (not depicted in FIG. 10A).

FIG. 11C shows one embodiment of a vertical TFT selection device 504 having a single gate. The device is similar to the one of FIG. 10A in that it has a channel extension on the upper portion of the TFT selection device 504. The various types of enhancement and depletion mode devices that were discussed in connection with FIG. 11A are applicable to the device of FIG. 11C.

FIG. 11D shows one embodiment of a vertical TFT selection device 504 having a single gate. The device is similar to 15 the one of FIG. 11B in that it has a channel extension on the lower portion of the TFT selection device 504. The various types of enhancement and depletion mode devices that were discussed in connection with FIG. 11A are applicable to the device of FIG. 11D.

FIG. 11E shows a perspective view of one embodiment of a vertical TFT selection device **504** having a single gate. The TFT **504** could have a second gate (and gate dielectric) on the opposite side of the body. The lower source/drain is connected to a global bit line. The upper source/drain is con- 25 nected to a vertical local bit line. Example dimensions of the vertical TFT selection device 504 are as follows. The height may be about 120-180 nm. The TFT height can also be smaller or bigger depending on requirements for cell and array operation. Here, the height of the device includes source, drain and channel regions. With the fixed source and drain junction depths, the bigger the overall height, the bigger the channel length. The channel extension may be between about 10 nm to 30, as one example nm. Here, the channel extension refers to the distance between the end of the gate 35 and the S/D junction position (or the start of the source/drain). The body, as well as source/drains, has a thickness "D". In one example, the body thickness is close to the vertical local BL half pitch. An example range of the thickness is 24-48 nm, but this could be smaller or larger. The body, as well as source/ 40 drains, have a width (dimension in the direction of WLs, in one example, may be close to the WL half pitch) that may be about 24-48 nm, but this could be smaller or larger. The gate dielectric may be about 5 nm. However, the gate dielectric may be thicker or thinner. FIG. 11E depicts an N+/p-/N+45device. Other options include P+/n-/P+; N+/n-/N+; and P+/p-/P+. Note that if the upper source/drain of the TFT 540 is P+, then the vertical local bit line is also P+, in one embodiment. Likewise, if the lower source/drain is P+, then the global bit line is P+, in one embodiment. The global bit line 50 might be metal instead of highly doped polysilicon. As one example, the global bit line can be tungsten.

Note that the vertical bit line material may serve as one of the electrodes of read-write memory elements. In some embodiments, the material of the vertical BL is N+ poly. For 55 some types of memory cells, N+ poly serves as a better electrode choice (on the BL side) to achieve desired operation of a specific memory cell and memory array.

However, for other memory cells with different material composition, P+ poly may be a better choice as an electrode 60 (on BL side) to ensure desired operation of the memory cell and array. This may be due to the fact that P+ polysilicon work function is different from N+ polysilicon, and may be more suitable for the electrode material to enable the most efficient memory cell operation. In this latter case, a PFET TFT selection device may be preferable due to its source/drain being P+(thus matching the vertical bit line).

28

FIG. 12A is a cross-sectional view of a memory structure using one embodiment of a vertically oriented TFT select device 504 and the memory structure of FIG. 6. The TFT select devices 504 each have a channel extension, otherwise referred to as a gate/channel offset. In this example, the channel extension is at the lower portion of the TFT 504.

The memory layer includes a set of vertical bit lines 530 (comprising N+ polysilicon). Interspersed between the vertical bit lines 530 are alternating oxide layers 534 and word line layers 536. In one embodiment, the word lines are made from TiN. Between the vertical bit lines 530 and the stacks of alternating oxide layers 536 and word line layers 536 are vertically oriented layers of reversible resistance switching material 532. In one embodiment the reversible resistance switching material is made of Hafnium Oxide HfO₂. However, other materials (as described above) can also be used. Box 540 depicts one example memory element which includes the reversible resistance switching material 532 sandwiched between a word line 536 and vertical bit line 530. The memory elements are positioned above, and not in, the substrate.

Directly below each vertical bit line **530** are the vertically oriented TFT select devices **504**, each of which comprises (in one example embodiment) an n+/p-/n+TFT. Each n+ region may be referred to as a source/drain. The p- region may be referred to as a body. The p- region may serve as the channel of the TFT during operation. As noted above, other conductivities can be used in the TFT selection device, with suitable changes to other elements in the memory array.

Each of the vertically oriented TFT select devices **504** has dielectric layers **505** on each side. The dielectric layers **505** are oxide, in one embodiment. In this embodiment, each TFT has two gates. Referring to TFT **504***a*, there is a gate **507***a* to the left and a gate **507***b* to the right.

In FIG. 12A, the channel is not extended on the top of the TFT 504. That is, the p- region of each TFT 504 does not extend past (above in this case) the gate material 522.

FIG. 12A also shows an n+ polysilicon layer 524. As can be seen, the npn TFT of vertically oriented select devices 504 can be used to connect the global bit line GBL (layer 526) with any of the vertical bit lines 530. The TFT is not required to be an npn device, as discussed elsewhere in this disclosure.

The channel extension helps provide for good high voltage operation. The vertical TFT select devices **504** are able to withstand high voltage differences between their source/drain regions. For some operations, a relatively high voltage difference is applied between the global bit line **526** and the word lines. Therefore, a high voltage may result between the two source/drains of an unselected vertically oriented TFT select device **504**. It is important that the vertically oriented TFT select device **504** does not breakdown. The channel extension prevent breakdown during high voltage operation.

It is also important that the select device does not exhibit high leakage as explained above. The channel extension also helps provide for a low leakage current. Note that GIDL could possibly be a problem when operating the vertically oriented TFT select device **504**. However, the channel extension helps reduce GIDL and prevent adverse impact of GIDL on TFT selection device **540** and array operation.

Note that TFT breakdown may represent a catastrophic failure, after which the TFT selection device will cease to operate as transistor. This may lead to the failure of the memory chip as a whole.

High GIDL could also damage the TFT due to hot carriers injected to the gate dielectric due to high field in the direction perpendicular to the gate dielectric. This may lead to interface

and bulk trap accumulation in the gate dielectric, leading to TFT selection device performance degradation and reliability

As described below, the memory structure of FIG. 12A is a continuous mesh array of memory elements because there are 5 memory elements connected to both sides of the bit lines and memory elements connected to both sides of the word lines. At the bottom of FIG. 12A, the CMOS substrate is depicted. Implemented on the top surface of the CMOS structure are various metal lines including ML-0, ML-1, and ML-2. Line **526** of ML-2 serves as a respective global bit line (GBL). The Pillar Select Layer includes two oxide layers 520, 521 with a gate material layer 522 sandwiched there between. The oxide layers 520, 521 can be SiO₂. The metal line ML-2 526 serving as a global bit line can be implemented of any suitable mate- 15 rial, including Tungsten, or Tungsten on a Titanium Nitride adhesion layer or a sandwich of n+ polysilicon on Tungsten on Titanium Nitride adhesion layer. Gate material **522** can be polysilicon, Titanium Nitride, Tantalum Nitride, Nickel Silicide or any other suitable material. Gate material **522** imple- 20 ments the row select lines SG_x (e.g. SG_1 , SG_2 , ... of FIG. 1), which are labeled in FIG. 12A as row select lines 507. Portions of the row select lines may also be referred to a transistor gates.

FIG. 12A shows six row select lines (SG_x) 507 in the gate 25 material layer 522, each underneath a stack of multiple word lines. As can be seen, each of the row select lines 507 is positioned between two vertically oriented select devices 504, above and not in the substrate. Therefore each row select line can serve as the gate signal to either of the two neighbor- 30 ing vertically oriented TFT select devices 504; therefore, the vertically oriented TFT select devices 504 are said to be double gated. Each vertically oriented TFT select device 504 can be controlled by two different row select lines, in this embodiment.

FIG. 12B is a cross-sectional view of another embodiment of a memory structure using the vertically oriented TFT select device 504 discussed in FIG. 11B and the memory structure of FIG. 6. The TFT select devices 504 each have a channel extension, otherwise referred to as a gate/channel offset. In 40 this example, the channel extension is at the lower portion of the TFT select devices 504. That is, there is a gate/junction offset at the lower pn junction, but not at the upper pn junction. In one embodiment, the memory elements are FORMED using a forward forming voltage in which the 45 global bit line voltage is greater than the selected word line voltage.

FIG. 12C is a cross-sectional view of another embodiment of a memory structure using the vertically oriented TFT select device 504 discussed in FIG. 11A and the memory structure 50 of FIG. 6. The TFT select devices 504 each have a channel extension, otherwise referred to as a gate/channel offset. In this example, the channel extension is at the upper portion of the TFT select devices **504**. That is, there is a gate/junction offset at the upper pn junction, but not at the lower pn junc- 55 FIG. 16B depicts results after step 604, showing n+ silicon tion. In one embodiment, the memory elements are FORMED using a reverse forming voltage in which the global bit line voltage is less than the selected word line voltage.

The vertically oriented TFT select device 504 discussed in FIGS. 11C and/or 11D may also be used with the memory 60 structure of FIG. 6.

FIG. 13 is a partial schematic of the memory system of FIGS. 12A, 12B, and 12C depicting the above-described double-gated structure for the vertically oriented TFT select devices 504. Planes 1 and 2 of FIG. 11 are the same as in FIG. 65 1. As can be seen, each local bit line LBL is connectable to a respective global bit line GBL by two row select signals.

30

FIG. 13 shows two transistors connecting to each local bit line. For example, transistor Q_{11} can connect local bit line LBL_{11} to global bit line GBL_1 in response to row select line SG_1 and transistor Q_{11a} can connect local bit line LBL_{11} to global bit line GBL₁ in response to row select line SG₂. The same structure is used for the other local bit lines depicted in

FIG. 14 shows another partial schematic also depicting the double-gated structure such that each local bit line (LBL1, LBL2, ... LBL72) are connected to their respective global bit lines (GBL1, GBL2, . . . GBL72) by any of two respective vertically oriented TFT select devices that are positioned above the CMOS substrate. As can be seen, while the doublegated structure of FIGS. 12A and 12B include positioning the various select devices 504 above the substrate, the Row Select Line Drivers providing the row select lines SG_1, SG_2, \ldots are positioned in the substrate. Similarly, the global word lines (e.g., GWL) are position in a metal layer on the substrate and below the vertically oriented select devices. Furthermore, as will be explained below, in one embodiment the Row Select Line Driver uses the appropriate global word line GWL as an

FIG. 15 is a flow chart describing one embodiment for manufacturing a Pillar Select Layer having a vertical TFT selected device 504. This process may be used to form the Pillar Select Layer depicted in FIG. 12B. In this embodiment, the vertical TFT selection devices 504 have their channel extensions on the bottom. Note that other processes can be used form the vertical TFT selected device 504. In FIG. 15, the TFT is an embodiment that is N+/p-/N+. The process can be modified for other devices such as, P+/n-/P+; N+/n-/N+; and P+/p-/P+.

This process can be performed after manufacturing the metal layers and substrate layers (e.g., drivers and other 35 logic), and before manufacturing the memory layer. The substrate layers, metal layers and memory layers can be manufactured using other processes known and/or described elsewhere. In step 600, oxide for the lower oxide layer 520 is deposited above the metal layer. For example, Chemical Vapor Deposition (CVD) can be used to deposit SiO₂. In one embodiment, the n+ polysilicon layer 524 is added prior to step 600. In step 602, the oxide is etched. FIG. 16A depicts results after step 602. FIG. 16A shows oxide layer 520 having been deposited over n+ poly layer and having been etched down to the n+ poly layer 524. The oxide layer 520 may be formed such that its height is above the point where the lower source/drain will eventually start. That is, the oxide 520 may be higher than the eventual highest point of the lower S/D. This will allow the gate to be offset from the lower S/D. To form a memory array such the one in FIG. 12C, one option is to form an oxide layer having a lower height. This latter option will allow the gate to be formed without any offset from the lower S/D.

In step 604, n+ silicon is formed over the oxide layer 520. 1618 over the oxide layer 520. The n+ silicon may be doped in situ or after depositing the silicon.

In step 606, the n+ silicon 1618 is etched back. FIG. 16C depicts results after step 606, showing n+ silicon 1621 having been etched back such that now there are recesses 1619 between portions of the oxide layer 520. The n+ silicon 1621 may be etched to a lower height than the final pn junction height to account for diffusion of dopants during later process steps, such as anneals. The recesses 1619 may be provide for an alignment mark for a mask that will be used to etch N+ silicon and p-silicon that will be the upper source/drains and bodies of the TFTs 504 (in step 612).

In step 608, a p- layer is formed. In step 610, an n+ layer is formed over the p- layer. FIG. 16D depicts results after step 610 showing p- layer 1622 and n+ layer 1624. In one embodiment, intrinsic silicon is deposited for both layers 1622, 1624. Then, the n+ layer 1624 is formed by implanting a dopant susing a suitable energy level. However, p- doping could be employed for at least layer 1622.

In step **612**, etching is performed to form pillars for the vertical TFT selected devices. FIG. **16**E depicts results after step **612**, showing several pillars **1625**. Each pillar **1625** has 10 lower n+ region, p- region, and upper n+ region. The lower pn junction is depicted in its final position in FIG. **16**E. Note that some mis-registration between the lower n+ region and the p-region, as well as the top n+ region, is not critical. As previously noted, the recesses **1619** may serve as an alignment 15 mark for the mask that is used to etch these pillars.

In step **614**, a gate dielectric is formed. FIG. **16**F depicts results after step **614** showing the gate dielectric material **1628** over the pillars **1625**. In one embodiment, the gate dielectric material **1628** is formed by ALD of silicon oxide. In 20 one embodiment, the gate dielectric material **1628** is formed by ALD of hafnium oxide. In one embodiment, the gate dielectric material **1628** is thermally grown oxide. In one example implementation, the gate dielectric layer **1628** will be approximately **3** to **10** nanometers thick.

In step **616**, material is deposited for the gates. In one embodiment, TiN is deposited. In step **618**, the gate material is etched to form the gates. For example, reactive ion etching (RIE) is used. FIG. **16**G depicts results after step **618**, showing gates **507**. In this embodiment, each TFT has two gates **507**. In another embodiment, a TFT has a single gate. In one embodiment, the TiN is deposited over the gate material in a more or less conformal layer. Etching back creates the structure of FIG. **16**G. The channel extension is at the lower portion of the TFTs **504**.

In step 620, another layer of oxide is formed. In step 622, the oxide is etched back. FIG. 16H depicts results after step 622, showing upper oxide layer 521. For example, CVD can be used to deposit SiO₂.

FIG. 17A is a diagram showing current versus voltage for 40 two different vertical TFTs. The illustration is for a TFT NFET. The y-axis represents transistor current. The x-axis represents the gate voltage. The source is grounded and drain voltages are held constant. Thus the curves illustrate transistor Id-Vg characteristics. The right side of the graph extends 45 into positive Vg, and the curves show sub-threshold and oncurrent characteristics. The left side of the graph extends into negative Vg, and the curves illustrate leakage. The leakage on the left side of the graph increases with the increase (in absolute value) of the negative gate voltage. This leakage may 50 be due to the increased potential difference between gate and drain, and may represents GIDL.

I-V Curve 1702 is for a "symmetrical TFT device." That is, curve 1702 is for a device that does not have a channel extension. I-V Curve 1704 is for a "vertically asymmetrical 55 TFT device." That is, curve 1704 is for a TFT device that does have a channel extension. A second difference between the two TFTs is that the vertically asymmetrical TFT is shorter than the symmetrical TFT. As pointed out earlier, a shorter TFT (smaller transistor height) is beneficial from process 60 point of view, because the aspect ratio of the device gets smaller, and is therefore easier to fabricate.

The two curves show that the TFTs have comparable I_{ON} ("on current"), but that the vertically asymmetrical TFT has significantly lower leakage current. Note that if leakage current is related to surface leakage, and punch-through effects, then increasing the transistor height may be expected to

32

decrease leakage current. However, if leakage current is related to GIDL, then increasing the transistor height or channel length may not necessarily decrease leakage current. The higher leakage current of the taller TFT suggests that a primary factor in the leakage current is GIDL. Here, the curves clearly demonstrate the advantages of channel extension vertical TFT. The transistor can be shorter and consequently easier to process, yet having orders of magnitude lower GIDL, with comparable Ion.

The results clearly illustrate the following. A vertical TFT selection device with channel extension provides an additional controlled parameter (channel extension or gate/junction offset) as a new powerful way of optimizing vertical TFT selection device trade-offs (e.g., Ion, Ioff/leakage and Breakdown Voltage), by modulating the top and bottom gate/junction overlap/offset.

FIG. 17B is a diagram showing current versus voltage for three different vertical TFTs. The y-axis is for transistor current. The x-axis is for the drain voltage. The source voltage is grounded and the gate voltage is held constant. The curves show TFT Id-Vd characteristics in semi-logarithmic scale, that also illustrate breakdown voltages. (For VS=VG=0 this is often called transistor BVdss characteristic). The red arrow is placed at the level of drain current (Id) corresponding the chosen criteria of device breakdown.

I-V Curve **1712** is for a "symmetrical TFT." I-V Curve **1704** is for a vertically asymmetrical TFT having a gate offset of "A" nm. I-V Curve **1716** is for a vertically asymmetrical TFT having a gate offset of "B" nm, where B is greater than A. Thus, curve **1716** is for a vertically asymmetrical TFT having a longer channel extension that for the vertically asymmetrical TFT represented by curve **1714**. As with the TFTs of FIG. **17**A, the symmetrical TFT is taller than the two vertically asymmetrical TFTs.

The curves show that both of the vertically asymmetrical TFTs have a higher breakdown voltage than the vertically symmetrical TFT. The vertically asymmetrical TFT with the longer channel extension has a higher breakdown voltage than the one with the smaller channel extension. Thus, even though the vertically asymmetrical TFTs are shorter than the vertically symmetrical TFT, they show noticeably improved breakdown voltage.

The results clearly illustrate the following. A vertical TFT selection device with channel extension provides an additional controlled parameter (channel extension or gate/junction offset) as a new powerful way of optimizing vertical TFT selection device trade-offs (e.g., Ion, Ioff/leakage and Breakdown Voltage), by modulating the top and bottom gate/junction overlap/offset.

Another advantage of a vertically asymmetrical TFT having channel extension is that it can have a lower aspect ratio than a vertically symmetrical TFT. As the foregoing indicates, the vertically asymmetrical TFT can be made shorter than a vertically symmetrical TFT without sacrificing leakage current or breakdown voltage. Thus, the aspect ratio can be improved.

FIG. 18 is a flow chart describing one example process for operating the memory device of the embodiment where memory elements are chosen by driving row select lines on the opposite side of the vertical bit lines. In step 700 of FIG. 18, the unselected word line voltage is applied to the unselected word lines. In step 702, the unselected bit line voltage is applied to all the global bit lines. In one embodiment, the local bit lines are floated, so they drift toward (or to) the unselected word line voltage. In step 706, the selected bit line voltage is applied to selected global bit lines. In step 708, the selection signal is applied to the appropriate row select lines

 (SG_x) on the opposite side of the vertical bit lines for the memory elements that are selected. The signal applied to the row select lines is the appropriate signal to turn on the vertically oriented TFT select devices **504** in order to connect the global bit line to the local bit lines. The row select lines on the same side of the global bit line as the memory element that is selected will receive a signal that would not turn on any of the vertically oriented select devices. In step **712**, the selected word line voltage is applied to selected word lines. Therefore, in step **714** the appropriate memory operation is performed. Note that the order of steps depicted in FIG. **18** can be changed.

In one embodiment, the process of FIG. 18 is performed by control circuitry (such as in FIG. 2) in communication with the global bit lines, the gates of the vertically oriented TFT 15 select devices, and the word lines. The control circuitry applies voltages to the global bit lines, the gates of the vertically oriented TFT select devices, selected word lines, and unselected word lines to create a forward forming voltage for memory cells that are selected to undergo forming and to 20 prevent a forming voltage for memory cells that are not to undergo forming, in one embodiment. In this embodiment, the vertically oriented TFT select devices may have the channel extension on the bottom, as in FIG. 12B.

In one embodiment, the control circuitry applies voltages 25 to the global bit lines, the gates of the vertically oriented TFT select devices, selected word lines, and unselected word lines to create a reverse forming voltage for memory cells that are selected to undergo forming and to prevent a forming voltage for memory cells that are not to undergo forming. In this 30 embodiment, the vertically oriented TFT select devices may have the channel extension on the top, as in FIG. 12C.

One embodiment includes a non-volatile storage system having vertically oriented thin film transistor (TFT) select devices, which comprises the following. The system includes 35 a substrate, a three dimensional memory array of memory cells positioned above the substrate, a plurality of word lines coupled to the memory cells, a plurality of global bit lines, a plurality of vertically oriented bit lines coupled to the memory cells, and a plurality of vertically oriented thin film 40 transistor (TFT) select devices that are above the substrate. The vertically oriented TFT select devices are coupled between the vertically oriented bit lines and the global bit lines. When the vertically oriented TFT select devices are activated the vertically oriented bit lines are in communica- 45 tion with the global bit lines. Each of the vertically oriented TFT select devices comprises a body, a gate having a top and a bottom relative to the substrate, a gate dielectric between the gate and the body. The body extends vertically beyond either the top of the gate or the bottom of the gate. Each TFT also has 50 a first source/drain electrically coupled to a global bit line. Each TFT also has a second source/drain electrically coupled to a vertical bit line.

One embodiment includes a method for forming a non-volatile storage system having vertically oriented thin film 55 transistor (TFT) select devices, which comprises the following. The method includes providing a substrate, forming a monolithic three dimensional memory array of memory cells positioned above the substrate, forming a plurality of word lines connected together and coupled to a subset of the 60 memory cells, forming a plurality of global bit lines, forming a plurality of vertically oriented bit lines coupled to the memory cells, and forming a plurality of vertically oriented thin film transistor (TFT) select devices that are above the substrate. The vertically oriented TFT select devices are 65 coupled between the vertically oriented bit lines and the global bit lines. When the vertically oriented TFT select devices

34

are activated the vertically oriented bit lines are in communication with the global bit lines. Forming each of the vertically oriented TFT select devices comprises forming a body, forming a gate having a top and a bottom relative to the substrate, forming a gate dielectric between the gate and the body. The body extends vertically beyond either the top of the gate or the bottom of the gate. Forming the TFTs further comprises forming a first source/drain electrically coupled to the global bit line. Forming the TFTs further comprises forming a second source/drain electrically coupled to a vertical bit line.

One embodiment includes a non-volatile storage system comprising vertically asymmetric vertically oriented thin film transistor (TFT) select devices. The system includes a substrate, a monolithic three dimensional memory array of memory cells positioned above the substrate, a plurality of word lines connected together and coupled to a subset of the memory cells, a plurality of global bit lines, a plurality of vertically oriented bit lines coupled to the memory cells, and a plurality of vertically asymmetric vertically oriented thin film transistor (TFT) select devices that are above the substrate. The vertically oriented TFT select devices are coupled between the vertically oriented bit lines and the global bit lines. When the vertically oriented TFT select devices are activated the vertically oriented bit lines are in communication with the global bit lines. Each of the vertically asymmetric vertically oriented TFT select devices comprises a body. The body having a first side that extends vertically and a second side that extends vertically. The TFT select devices further have a first source/drain electrically coupled to a global bit line. The body and the first source/drain form a first junction. The TFT select devices further have a second source/drain electrically coupled to a vertical bit line. The body and the second source/drain form a second junction. The TFT select devices further have a first gate dielectric that extends along the first side of the body. The TFT select devices further have a second gate dielectric that extends along the second side of the body. The TFT select devices further have a first gate that has a top extent next to the first gate dielectric and a bottom extent next to the first gate dielectric. The first gate dielectric is between the first gate and the body, either the top extent of the first gate is above the first junction and the bottom extent of the first gate is above the second junction or the top extent of the first gate is below the first junction and the bottom extent of the first gate is below the second junction. The TFT select devices further have a second gate that has a top extent next to the second gate dielectric and a bottom extent next to the second gate dielectric. The second gate dielectric is between the second gate and the body. Either the top extent of the second gate is above the first p/n junction and the bottom extent of the second gate is above the second junction or the top extent of the second gate is below the first junction and the bottom extent of the second gate is below the second p/n junction.

The foregoing detailed description has been presented for purposes of illustration and description. It is not intended to be exhaustive or limiting to the precise form disclosed. Many modifications and variations are possible in light of the above teaching. The described embodiments were chosen in order to best explain the principles of the disclosed technology and its practical application, to thereby enable others skilled in the art to best utilize the technology in various embodiments and with various modifications as are suited to the particular use contemplated. It is intended that the scope be defined by the claims appended hereto.

What is claimed is:

- 1. A non-volatile storage system, comprising:
- a substrate;
- a three dimensional memory array of memory cells positioned above the substrate;
- a plurality of word lines coupled to the memory cells;
- a plurality of global bit lines:
- a plurality of vertically oriented bit lines coupled to the memory cells; and
- a plurality of vertically oriented thin film transistor (TFT) select devices that are above the substrate, the vertically oriented TFT select devices are coupled between the vertically oriented bit lines and the global bit lines, when the vertically oriented TFT select devices are activated 15 the vertically oriented bit lines are in communication with the global bit lines;
- each of the vertically oriented TFT select devices compris
 - a first source/drain coupled to a first of the global bit 20 lines;
 - a second source/drain above the first source/drain and coupled to a first of the vertically oriented bit lines;
 - a body having a first junction with the first source/drain
 - a gate having a top and a bottom relative to the substrate, either the first junction is below the bottom of the gate or the second junction is above the top of the gate; and a gate dielectric between the gate and the body.
- 2. The non-volatile storage system of claim 1, wherein the 30 first junction is below the bottom of the gate relative to the substrate.
- 3. The non-volatile storage system of claim 2, further comprising control circuitry in communication with the global bit lines, the gates of the vertically oriented TFT select devices, 35 and the word lines, the control circuitry applies voltages to the global bit lines, the gates of the vertically oriented TFT select devices, selected word lines, and unselected word lines to create a forward forming voltage for memory cells that are selected to undergo forming and to prevent a forming voltage 40 comprising control circuitry in communication with the glofor memory cells that are not to undergo forming.
- 4. The non-volatile storage system of claim 1, wherein the second junction is above the top of the gate relative to the substrate.
- 5. The non-volatile storage system of claim 4, further com- 45 prising control circuitry in communication with the global bit lines, the gates of the vertically oriented TFT select devices. and the word lines, the control circuitry applies voltages to the global bit lines, the gates of the vertically oriented TFT select devices, selected word lines, and unselected word lines to 50 create a reverse forming voltage for memory cells that are selected to undergo forming and to prevent a forming voltage for memory cells that are not to undergo forming.
- 6. The non-volatile storage system of claim 1, wherein the gate is a first gate that is on one side of the body and the 55 vertically oriented TFT select device comprises a second gate on the other side of the body, either the first junction is below the bottom of the second gate or the second junction is above the top of the second gate.
- 7. The non-volatile storage system of claim 1, wherein the 60 body has a first conductivity, the first source/drain has a second conductivity that is opposite the first conductivity, and the second source/drain has the second conductivity.
- 8. The non-volatile storage system of claim 1, wherein the body has a first conductivity, the first source/drain has the first 65 conductivity, and the second source/drain has the first conductivity.

36

- 9. A non-volatile storage system, comprising:
- a three dimensional memory array of memory cells above the substrate, the memory cells being variable resistive memory elements;
- a plurality of word lines coupled to the memory cells;
- a plurality of global bit lines;
- a plurality of vertically oriented bit lines coupled to the memory cells; and
- a plurality of vertically oriented thin film transistor (TFT) select devices that are above the substrate;
- each of the vertically oriented TFT select devices compris
 - a gate having a top and a bottom relative to the substrate;
 - a first source/drain electrically coupled to a global bit
 - a second source/drain electrically coupled to a vertical bit line:
 - a channel region between the first source/drain and the second source/drain, the channel region extends vertically beyond either the top of the gate or the bottom of the gate; and
- a gate dielectric between the gate and the channel region.
- 10. The non-volatile storage system of claim 9, wherein the and a second junction with the second source/drain; 25 channel region extends vertically beyond the bottom of the gate relative to the substrate.
 - 11. The non-volatile storage system of claim 10, further comprising control circuitry in communication with the global bit lines, the gates of the vertically oriented TFT select devices, and the word lines, the control circuitry applies voltages to the global bit lines, the gates of the vertically oriented TFT select devices, selected word lines, and unselected word lines to create a forward forming voltage for memory cells that are selected to undergo forming and to prevent a forming voltage for memory cells that are not to undergo forming.
 - 12. The non-volatile storage system of claim 9, wherein the channel region extends vertically beyond the top of the gate relative to the substrate.
 - 13. The non-volatile storage system of claim 12, further bal bit lines, the gates of the vertically oriented TFT select devices, and the word lines, the control circuitry applies voltages to the global bit lines, the gates of the vertically oriented TFT select devices, selected word lines, and unselected word lines to create a reverse forming voltage for memory cells that are selected to undergo forming and to prevent a forming voltage for memory cells that are not to undergo forming.
 - 14. The non-volatile storage system of claim 9, wherein the channel region has a first conductivity, the first source/drain has a second conductivity that is opposite the first conductivity, and the second source/drain has the second conductivity.
 - 15. The non-volatile storage system of claim 9, wherein the channel region has a first conductivity, the first source/drain has the first conductivity, and the second source/drain has the first conductivity.
 - 16. The non-volatile storage system of claim 15, wherein the channel region has a first net doping concentration, the first source/drain and the second source/drain each have a second net doping concentration that is greater than the first net doping concentration.
 - 17. A non-volatile storage system, comprising:
 - a substrate:
 - a monolithic three dimensional memory array of memory cells positioned above the substrate;
 - a plurality of word lines connected together and coupled to a subset of the memory cells;
 - a plurality of global bit lines;

- a plurality of vertically oriented bit lines coupled to the memory cells; and
- a plurality of vertically-asymmetric, vertically-oriented thin film transistor (TFT) select devices that are above the substrate, the vertically-oriented TFT select devices are coupled between the vertically oriented bit lines and the global bit lines:

each of the vertically-asymmetric, vertically oriented TFT select devices comprising:

- a first source/drain electrically coupled to a global bit line of the plurality of global bit lines;
- a second source/drain electrically coupled to a bit line of the plurality of vertically oriented bit lines;
- a body having a first junction with the first source/drain and a second junction with the second source/drain;
- a gate having a top and a bottom relative to the substrate, the gate being offset with either its bottom being above the first junction relative to the substrate or its top being below the second junction relative to the substrate; and
- a gate dielectric between the gate and the body.
- **18**. The non-volatile storage system of claim **17**, wherein the first junction is below the bottom of the gate.
- 19. The non-volatile storage system of claim 18, further comprising control circuitry in communication with the global bit lines, the gates of the vertically oriented TFT select devices, and the word lines, the control circuitry applies voltages to a selected global bit line, unselected global bit lines, the gates of the vertically oriented TFT select devices, a selected word line, and unselected word lines to create a

38

forward forming voltage for memory cells that are selected to undergo forming and to prevent a forming voltage for memory cells that are not to undergo forming, the voltage applied to the selected global bit line is greater than the voltage applied to the selected word line.

- 20. The non-volatile storage system of claim 17, wherein the second junction is above the top of the gate.
- 21. The non-volatile storage system of claim 20, further comprising control circuitry in communication with the global bit lines, the gates of the vertically oriented TFT select devices, and the word lines, the control circuitry applies voltages to a selected global bit line, unselected global bit lines, the gates of the vertically oriented TFT select devices, a selected word line, and unselected word lines to create a reverse forming voltage for memory cells that are selected to undergo forming and to prevent a forming voltage for memory cells that are not to undergo forming, the voltage applied to the selected global bit line is less than the voltage applied to the selected word line.
- **22**. The non-volatile storage system of claim **17**, wherein the first junction is a p-n junction, the second junction is a p-n junction.
- 23. The non-volatile storage system of claim 17, wherein the TFT is a depletion type device in which the body has a first conductivity, the first source/drain has the first conductivity, and the second source/drain has the first conductivity.
- 24. The non-volatile storage system of claim 17, wherein the plurality of vertically oriented bit lines have the same type of conductivity as the second source/drains.

* * * * *